Cargando…
On the performance and limitations of a dual threshold discriminator pixel readout circuit for LHC
The analog frontend of pixel readout electronics with dual threshold discriminator scheme has been measured extensively to determine the conditions for optimum performance as well as the circuits performance limitations. The $9 preamplifier shows a peaking time of 20 ns without capacitive load, whic...
Autores principales: | Einsweiler, Kevin F, Joshi, A, Marchesini, R, Pengg, F X, Zizka, G |
---|---|
Lenguaje: | eng |
Publicado: |
1999
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/409852 |
Ejemplares similares
-
Dead-time free pixel readout architecture for ATLAS front-end IC
por: Einsweiler, Kevin F, et al.
Publicado: (1999) -
The FE-I4 Pixel Readout Integrated Circuit
por: Garcia-Sciveres, M, et al.
Publicado: (2010) -
Dual readout: strip/pixel systems
por: Da Via, Cinzia, et al.
Publicado: (2008) -
A sparse data scan circuit for pixel detector readout
por: Jaeger, J J, et al.
Publicado: (1994) -
Monolithic silicon pixel detectors in SOI technology
por: Pengg, F X
Publicado: (1996)