Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE

The processing of analog information is always spoiled by additional DC level and noise given by the sensors or their additional readout electronics. The Dilogic-2 ASICcircuit has been developed in a 0.7um n-well CMOS technologyto process the data given by Analog to Digital Converters, in order to e...

Descripción completa

Detalles Bibliográficos
Autores principales: Witters, H, Santiard, Jean-Claude, Martinengo, P
Lenguaje:eng
Publicado: CERN 2000
Materias:
Detectors and Experimental Techniques
Acceso en línea:https://dx.doi.org/10.5170/CERN-2000-010.179
http://cds.cern.ch/record/439170
_version_ 1780895575957307392
author Witters, H
Santiard, Jean-Claude
Martinengo, P
author_facet Witters, H
Santiard, Jean-Claude
Martinengo, P
author_sort Witters, H
collection CERN
description The processing of analog information is always spoiled by additional DC level and noise given by the sensors or their additional readout electronics. The Dilogic-2 ASICcircuit has been developed in a 0.7um n-well CMOS technologyto process the data given by Analog to Digital Converters, in order to eliminate the empty channels, to subtract the base line (pedestal) and to locally store the true analog information.(Abstract only available, full text willfollow)
id cern-439170
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2000
publisher CERN
record_format invenio
spelling cern-4391702019-09-30T06:29:59Zdoi:10.5170/CERN-2000-010.179http://cds.cern.ch/record/439170engWitters, HSantiard, Jean-ClaudeMartinengo, PDilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICEDetectors and Experimental TechniquesThe processing of analog information is always spoiled by additional DC level and noise given by the sensors or their additional readout electronics. The Dilogic-2 ASICcircuit has been developed in a 0.7um n-well CMOS technologyto process the data given by Analog to Digital Converters, in order to eliminate the empty channels, to subtract the base line (pedestal) and to locally store the true analog information.(Abstract only available, full text willfollow)CERNCERN-ALI-2000-010CERN-ALICE-PUB-2000-010oai:cds.cern.ch:4391702000-05-08
spellingShingle Detectors and Experimental Techniques
Witters, H
Santiard, Jean-Claude
Martinengo, P
Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE
title Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE
title_full Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE
title_fullStr Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE
title_full_unstemmed Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE
title_short Dilogic-2: A Sparse Data Scan Readout Processor for the HMPID Detector of ALICE
title_sort dilogic-2: a sparse data scan readout processor for the hmpid detector of alice
topic Detectors and Experimental Techniques
url https://dx.doi.org/10.5170/CERN-2000-010.179
http://cds.cern.ch/record/439170
work_keys_str_mv AT wittersh dilogic2asparsedatascanreadoutprocessorforthehmpiddetectorofalice
AT santiardjeanclaude dilogic2asparsedatascanreadoutprocessorforthehmpiddetectorofalice
AT martinengop dilogic2asparsedatascanreadoutprocessorforthehmpiddetectorofalice

Ejemplares similares