Cargando…

ATLANTIS: a modular, hybrid FPGA/CPU processor for the ATLAS readout systems

Detalles Bibliográficos
Autores principales:	Kugel, A, Hinkelbein, C, Männer, R, Müller, M, Singpiel, H, Levinson, L
Lenguaje:	eng
Publicado:	CERN 2000
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2000-010.429 http://cds.cern.ch/record/479705

Ejemplares similares

LVL2 Full TRT Scan Feature Extraction Algorithm for B Physics Performed on the Hybrid FPGA/CPU Processor System ATLANTIS: Measurement Results
por: Hinkelbein, C, et al.
Publicado: (2000)

Der ATLAS LVL2-Trigger mit FPGA-Prozessoren : Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS
por: Singpiel, Holger
Publicado: (2000)

Prospects of FPGAs for the ATLAS LVL2 Trigger
por: Hinkelbein, C, et al.
Publicado: (1999)

EAST note 94-35: A second generation FPGA processor
por: Hogl, H, et al.
Publicado: (1994)

Pattern recognition algorithms on FPGAs and CPUs for the ATLAS LVL2 trigger
por: Hinkelbein, C, et al.
Publicado: (2000)

Timing measurements of some tracking algorithms and suitability of FPGA's to improve the execution speed
por: Khomich, A, et al.
Publicado: (2003)

Pattern Recognition in the TRT for the ATLAS B-Physics Trigger
por: Baines, J T M, et al.
Publicado: (1999)

Visualizing the ATLAS Inner Detector with Atlantis
por: Taylor, G
Publicado: (2005)

Visualizing and Understanding ATLAS Calorimeters with Atlantis
por: Nepomuceno, A
Publicado: (2010)

Upgrade of the ATLAS Level‐1 trigger with an FPGA based Topological Processor
por: Caputo, R, et al.
Publicado: (2013)

Upgrade of the ATLAS Level-1 trigger with an FPGA based Topological Processor
por: Caputo, R, et al.
Publicado: (2013)

An FPGA based Topological Processor Prototype for the ATLAS Level-1 Trigger Upgrade
por: "Wenzel, V, et al.
Publicado: (2012)

An FPGA based topological processor prototype for the ATLAS Level-1 trigger upgrade
por: Bauss, B, et al.
Publicado: (2012)

Simulation of a macro-pipelined multi-cpu event processor for use in FASTBUS
por: Letheren, M F, et al.
Publicado: (1989)

FPGA implementation of RDMA for ATLAS readout with FELIX at high luminosity LHC
por: Vasile, M, et al.
Publicado: (2022)

The Readout Bus of the ATLAS Level-1 Calorimeter Trigger Pre-Processor
por: Schumacher, C
Publicado: (1999)

Prototype Readout Module for the ATLAS Level-1 Calorimeter Trigger Processors
por: Mahout, G, et al.
Publicado: (2001)

Using of FPGA coprocessor for improving the execution speed of the pattern recognition algorithm for ATLAS - high energy physics experiment
por: Hinkelbein, C, et al.
Publicado: (2004)

Quantum AI simulator using a hybrid CPU–FPGA approach
por: Suzuki, Teppei, et al.
Publicado: (2023)

A Hybrid Approach for the ATLAS Level-2 Trigger
por: Bock, R, et al.
Publicado: (1997)

An FPGA based demonstrator for a topological processor in the future ATLAS L1-Calo trigger “GOLD”
por: Ebling, A, et al.
Publicado: (2011)

An FPGA based demonstrator for a topological processor in the,future ATLAS L1-Calo trigger (“GOLD”)
por: "Bauss, B", et al.
Publicado: (2011)

A hybrid approach for the ATLAS level-2 trigger
por: Kugel, A, et al.
Publicado: (1997)

Readout Unit-FPGA version for link multipexers, DAQ and VELO trigger
por: Müller, H, et al.
Publicado: (2003)

FPGA Design Upgrades for the ATLAS Pixel Readout System in the Large Hadron Collider
por: Roychoudhury, Sanjukta
Publicado: (2023)

Interfacing FPGA Track Processor Units with the LHCb Event Builder
por: Al-Quorashy, Yara
Publicado: (2019)

Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012)

Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012)

A Parallel FPGA Implementation for Real-Time 2D Pixel Clustering for the ATLAS Fast TracKer Processor
por: Sotiropoulou, C-L, et al.
Publicado: (2014)

Hybrid FPGA–CPU-Based Architecture for Object Recognition in Visual Servoing of Arm Prosthesis
por: Fejér, Attila, et al.
Publicado: (2022)

The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device
por: Kugel, A, et al.
Publicado: (2004)

HARP: hierarchical analog readout processor with analog pipelining in CMOS
por: Anghinolfi, Francis, et al.
Publicado: (1990)

SIROCCO IV: front end readout processor for DELPHI microvertex
por: Bingefors, N, et al.
Publicado: (1988)

Study of FPGA and GPU based pixel calibration for ATLAS IBL
por: Dopke, J, et al.
Publicado: (2010)

Commodity multi-processor systems in the ATLAS level-2 trigger
por: Abolins, M, et al.
Publicado: (2000)

Crate/Readout Controller(ROC): For The First Level Calorimeter Trigger Processor
por: Perera, Viraj
Publicado: (1993)

The beauty contiguity trigger of the BEATRICE experiment: detector, readout and processor overview
por: Beer, A, et al.
Publicado: (1993)

Development of the FPGA-based Raw Data Preprocessor for the TPC Readout Upgrade in ALICE
por: Klewin, Sebastian
Publicado: (2019)

Central FPGA-based Destination and Load Control in the LHCb MHz Event Readout
por: Jacobsson, Richard
Publicado: (2011)

An FPGA-based Trigger Processor for a Measurement of Deeply Virtual Compton Scattering at the COMPASS-II Experiment
por: Schopferer, Sebastian
Publicado: (2015)

Cannot write session to /tmp/vufind_sessions/sess_dkjtasshvjeq3sibrebspfq1jm