Cargando…

First Level Trigger for H1, using the latest FPGA generation

Detalles Bibliográficos
Autores principales:	Urban, M, Straumann, U, Rausch, A, Becker, J
Lenguaje:	eng
Publicado:	CERN 2000
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2000-010.522 http://cds.cern.ch/record/479725

Ejemplares similares

Upgrade of the ATLAS Level‐1 trigger with an FPGA based Topological Processor
por: Caputo, R, et al.
Publicado: (2013)

Upgrade of the ATLAS Level-1 trigger with an FPGA based Topological Processor
por: Caputo, R, et al.
Publicado: (2013)

FPGA Coprocessor for High-Level Trigger Applications
por: Grastveit, G, et al.
Publicado: (2003)

An FPGA based Topological Processor Prototype for the ATLAS Level-1 Trigger Upgrade
por: "Wenzel, V, et al.
Publicado: (2012)

An FPGA based topological processor prototype for the ATLAS Level-1 trigger upgrade
por: Bauss, B, et al.
Publicado: (2012)

FPGA-based tracking for the CMS Level-1 trigger using the tracklet algorithm
por: Bartz, Edward Hugo, et al.
Publicado: (2019)

FPGA-based fast pipeline-parameterized-sorter implementation for first level trigger systems in HEP experiments
por: Pozniak, Krzysztof T
Publicado: (2004)

Use of an FPGA to identify electromagnetic clusters and isolated hadrons in the ATLAS level-1 calorimeter trigger
por: Garvey, J, et al.
Publicado: (2003)

A Prototype ROI Builder for the Second Level Trigger of ATLAS Implemented in FPGA's
por: Blair, R E, et al.
Publicado: (1999)

Proposed FPGA based tracking for a Level-1 track trigger at CMS for the HL-LHC
por: Pozzobon, Nicola
Publicado: (2014)

Emulating the GLink Chip-Set with FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger
por: Aloisio, Alberto, et al.
Publicado: (2009)

An FPGA-based implementation of the CMS global calorimeter trigger
por: Brooke, J J, et al.
Publicado: (2000)

An FPGA-based Emulation of the G-Link chip-set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009)

An FPGA-based Emulation of the G-Link Chip-Set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009)

A novel FPGA-based track reconstruction approach for the level-1 trigger of the CMS experiment at CERN
por: Aggleton, R, et al.
Publicado: (2017)

Clock and trigger distribution for ALICE using the CRU FPGA card
por: Imrek, Jozsef
Publicado: (2017)

An FPGA based demonstrator for a topological processor in the future ATLAS L1-Calo trigger “GOLD”
por: Ebling, A, et al.
Publicado: (2011)

An FPGA based demonstrator for a topological processor in the,future ATLAS L1-Calo trigger (“GOLD”)
por: "Bauss, B", et al.
Publicado: (2011)

Ultra-fast deep learning algorithms on FPGA for the phase-II level-0 trigger of the ATLAS experiment
por: Sabetta, L
Publicado: (2020)

An FPGA-based track finder for the L1 trigger of the CMS experiment at the HL-LHC
por: Cieri, Davide, et al.
Publicado: (2017)

Latest results on RPCs for the ATLAS LVL1 muon trigger
por: Camarri, P, et al.
Publicado: (1998)

Readout Unit-FPGA version for link multipexers, DAQ and VELO trigger
por: Müller, H, et al.
Publicado: (2003)

A Pattern Recognition Mezzanine based on Associative Memory and FPGA technology for Level 1 Track Triggers for the HL-LHC upgrade
por: Magalotti, D, et al.
Publicado: (2016)

A pattern recognition mezzanine based on associative memory and FPGA technology for Level-1 track triggers for the HL-LHC upgrade
por: Bilei, G M, et al.
Publicado: (2016)

An FPGA based track finder for the L1 trigger of the CMS experiment at the High Luminosity LHC
por: Tomalin, Ian, et al.
Publicado: (2017)

The FPGA based Trigger and Data Acquisition system for the CERN NA62 experiment
por: Angelucci, B, et al.
Publicado: (2014)

Der ATLAS LVL2-Trigger mit FPGA-Prozessoren : Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS
por: Singpiel, Holger
Publicado: (2000)

Implementation of FPGA-based Level-1 Tracking at CMS for the HL-LHC
por: Chaves, Jorge Enrique
Publicado: (2014)

A pipelined first-level trigger for the H1 forward-muon spectrometer
por: Ahmed, T, et al.
Publicado: (1994)

Update on latest particle level simulations for H -> ZZ* -> 4l
por: Chollet, J-C, et al.
Publicado: (1993)

H S T The DELPHI HPC Subtrigger For First and Second Level Trigger
por: Bocci, V, et al.
Publicado: (1990)

Irradiation tests of ROHM 0.35um ASIC and Actel Anti-fuse FPGA for the ATLAS Muon Endcap Level-1 Trigger System
por: Ichimiya, R, et al.
Publicado: (2004)

Pile-up veto L0 trigger system for LHCb using large FPGA's
por: Van Beuzekom, M G, et al.
Publicado: (2002)

EAST note 94-35: A second generation FPGA processor
por: Hogl, H, et al.
Publicado: (1994)

Trigger level track reconstruction in CMS with a fully time-multiplexed architecture using a Hough transform implemented in an FPGA
por: Calligaris, Luigi
Publicado: (2016)

FPGA-Based Approach to Level-1 Track Finding at CMS for the HL-LHC
por: Bartz, Edward Hugo, et al.
Publicado: (2017)

Level-1 Track Finding with an all-FPGA system at CMS for the HL-LHC
por: Tao, Zhengcheng
Publicado: (2018)

Level-1 track finding with an all-FPGA system at CMS for the HL-LHC
por: James, Thomas Owen
Publicado: (2018)

Level-1 track finding with an all-FPGA system at CMS for the HL-LHC
por: James, Thomas Owen
Publicado: (2019)

FPGA-based approach to Level-1 track finding at CMS for the HL-LHC
por: Skinnari, Louise
Publicado: (2016)

Cannot write session to /tmp/vufind_sessions/sess_j7mn39socgikh3p56iefuj4u22