Cargando…
Single Event Upset tests of commercial FPGA for space applications
Autor principal: | Mattsson, S |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2001
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2001-005.32 http://cds.cern.ch/record/528419 |
Ejemplares similares
-
FPGA design in the presence of single event upsets
por: Meggyesi, Z, et al.
Publicado: (1999) -
First measurement of single event upsets in the readout control FPGA of the ALICE TPC detector
por: Roed, K, et al.
Publicado: (2011) -
Single Event Upsets in SRAM FPGA based readout electronics for the Time Projection Chamber in the ALICE experiment
por: Røed, K
Publicado: (2009) -
Single event upset tests of an 80Mbit/s optical receiver
por: Faccio, F, et al.
Publicado: (2000) -
Single Event Upset evaluations of CBC readout chips
por: Hall, Geoffrey, et al.
Publicado: (2020)