Cargando…
A low-power 10 bit ADC in a 0.25$\mu$m CMOS: design considerations and test results
This paper presents the design and test of a low power analog to digital converter implemented in a commercial 0.25 mu m CMOS technology. The circuit has been developed to serve as a building block in multi-channel data acquisition systems for high energy physics (HEP) applications. Therefore medium...
Autores principales: | Rivetti, A, Anelli, G, Anghinolfi, Francis, Mazza, G, Rotondo, F |
---|---|
Lenguaje: | eng |
Publicado: |
2000
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/560391 |
Ejemplares similares
-
A low-power 10 bit ADC in a 025 mum CMOS: Design considerations and test results
por: Rivetti, A, et al.
Publicado: (2000) -
A mixed-signal ASIC for the silicon drift detectors of the ALICE experiment in a $0.25\mu m$ CMOS
por: Rivetti, A, et al.
Publicado: (2000) -
A 32-channels, 025 mu m CMOS ASIC for the readout of the Silicon Drift Detectors of the ALICE experiment
por: Mazza, G, et al.
Publicado: (2004) -
New building blocks for the ALICE SDD readout and Detector Control System in a commercial 0.25 $\mu$ m CMOS technology
por: Rivetti, A, et al.
Publicado: (2001) -
Noise characterization of a 0.25 $\mu$ m CMOS technology for the LHC experiments
por: Anelli, G, et al.
Publicado: (2001)