Cargando…
Design and use of a PPMC processor as shared-memory SCI node
The MCU mezzanine was designed as a networked processor-PMC for monitoring and control in the LHCb Readout Unit (RU) with remote boot capability. As PCI monarch on the RU, it configures all PCI devices (FPGAs and readout network interface) that can then be used by user programs running under the LIN...
Autores principales: | Altmann, D, Guirao, A, Müller, H, Toledo, J |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2002
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2002-003.392 http://cds.cern.ch/record/619166 |
Ejemplares similares
-
Design and Use of a PPMC Processor as Shared-Memory SCI Node
por: Müller, H
Publicado: (2002) -
SCI with DSPs and RISC Processors for LHC 2nd Level Triggering
por: Clarke, P E L, et al.
Publicado: (1994) -
Associative Memory Design for the FastTrack Processor (FTK) at ATLAS
por: Annovi, A, et al.
Publicado: (2011) -
Associative Memory design for the FastTrack processor (FTK) at ATLAS
por: Annovi, A, et al.
Publicado: (2010) -
Associative Memory Design for the Fast TracKer Processor (FTK)at ATLAS
por: Annovi, A, et al.
Publicado: (2011)