Cargando…

Emulation of the Level-2 trigger, architecture B, on the Macrame Testbed 102

Detalles Bibliográficos
Autor principal:	Dobinson, Robert W
Lenguaje:	eng
Publicado:	1998
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/683652

Ejemplares similares

Results from the Macrame 1024 node switching network
por: Haas, S W, et al.
Publicado: (1998)

The MACRAMÉ 1024 node switching network: status and future prospects
por: Dobinson, Robert W, et al.
Publicado: (1996)

Validation of the ATLAS Trigger/DAQ Network architecture using hardware data emulators
por: Le Vine, M J, et al.
Publicado: (2003)

The ATLAS high level trigger ATM testbed
por: Calvet, D, et al.
Publicado: (2000)

The Macrame 1024 node switching network
por: Haas, S W, et al.
Publicado: (1998)

Emulation of Architecture C on Machine
por: Bystrický, J
Publicado: (1998)

Results from the Level-2 Pilot Project Testbeds
por: Atlas Level-2 Groups
Publicado: (2000)

An ODMG-compatible testbed architecture for scalable management and analysis of physics data
por: Malon, D M, et al.
Publicado: (1997)

Implementation of the Message Passing Software Layer over SCI for theATLAS Second Level Trigger Testbeds
por: Giacomini, F, et al.
Publicado: (2000)

The CMS L1 Trigger Emulation Software
por: Ghete, V M
Publicado: (2009)

A compact plug-in module for LHC-like trigger emulation
por: Sidiropoulos, Georgios, et al.
Publicado: (2007)

Architectural considerations for a microprogrammable emulating engine using bit-slices
por: Halatsis, C, et al.
Publicado: (1980)

Emulating the GLink Chip-Set with FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger
por: Aloisio, Alberto, et al.
Publicado: (2009)

ATLAS DataFlow: the Read-Out Subsystem, Results from Trigger and Data-Acquisition System Testbed Studies and from Modeling
por: Vermeulen, J C, et al.
Publicado: (2005)

An FPGA-based Emulation of the G-Link chip-set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009)

An FPGA-based Emulation of the G-Link Chip-Set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009)

An Emulator of Timing, Trigger and Control (TTC) System for the ATLAS End cap Muon Trigger Electronics
por: Ishida, Y, et al.
Publicado: (2001)

Ethernet for the ATLAS second level trigger?
por: Dobinson, Robert W, et al.
Publicado: (1998)

Summary talk on architectures and algorithms
por: Dobinson, Robert W
Publicado: (1990)

Emulation of a prototype FPGA track finder for the CMS Phase-2 upgrade with the CIDAF emulation framework.
por: Amstutz, Christian, et al.
Publicado: (2016)

Emulating the Level-1 Electromagnetic Trigger Response Using an Offline Database. Procedure for Populating This Database from the Online Information.
por: Becheva, Emilia
Publicado: (2010)

DDM Workload Emulation
por: Vigne, R, et al.
Publicado: (2013)

DDM Workload Emulation
por: Vigne, R, et al.
Publicado: (2013)

Heterogeneous architectures testbed
por: Mastyna, Krzysztof Michal, et al.
Publicado: (2023)

ATLAS Forward Proton Time-of-Flight subdetector: detector testbed studies
por: Ludwig, Matthias
Publicado: (2023)

The ATLAS Level-1 Calorimeter Trigger Architecture
por: Garvey, J, et al.
Publicado: (2003)

A local/global architecture for level 2 calorimeter triggers
por: Crosetto, D, et al.
Publicado: (1990)

Use of modeling to assess the scalability of Ethernet networks for the ATLAS second level trigger
por: Korcyl, K, et al.
Publicado: (1999)

WA102
por: Peters, K
Publicado: (1995)

Embedded Architectures for Second-level Triggering (EAST)
por: Vermeulen, J C, et al.
Publicado: (1995)

APV6 Pipeline Emulations
por: Millmore, Martin
Publicado: (1997)

A Minimum Set of Measurements to be made on the Application Testbeds. Version 1.0
por: CERN. Geneva. ATLAS Second Level Trigger Community,
Publicado: (1999)

Evaluation of the RCNP ATM Network and Computing Facility for Emulation Purposes of Network Based Trigger/DAQ Systems
por: Mandjavidze, I D
Publicado: (1997)

Architecture and Prototype of the CMS Global Level-1 Trigger for Phase-2
por: Bortolato, Gabriele, et al.
Publicado: (2022)

Trigger, computing and networking
por: Dobinson, Robert W, et al.
Publicado: (1994)

A jet trigger algorithm suitable for distributed first level trigger architectures
por: Böhm, C, et al.
Publicado: (1997)

Global Trigger Upgrade firmware architecture for the level-1 Trigger of the CMS experiment
por: Rahbaran, Babak, et al.
Publicado: (2015)

The contiguity processor: a SIMD architecture for a 2nd level track trigger
por: Darbo, G, et al.
Publicado: (1988)

Status report: embedded architectures for second-level triggering (EAST)
por: Vermeulen, J C, et al.
Publicado: (1993)

Architecture of the ATLAS High Level Triggers Event Selection Software
por: Konstantinidis, N P, et al.
Publicado: (2003)

Cannot write session to /tmp/vufind_sessions/sess_u601bahnfr6mjf97li2aah4014