Cargando…

SCI with DSPs and RISC Processors for LHC 2nd Level Triggering

Detalles Bibliográficos
Autores principales:	Clarke, P E L, Cranfield, R, Crone, G J, Green, BJ, Guglielmi, A M, Hatley, R, Hughes-Jones, R E, Kolya, S, Korcyl, K, Marshall, R, Mercer, D, Middleton, R P, Strong, J A, Wickens, F J
Lenguaje:	eng
Publicado:	1994
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/685735

Ejemplares similares

Tests of Components for an Asynchronous Level-2 Trigger for ATLAS
por: Clarke, P E L, et al.
Publicado: (1994)

SCI studies for the level-2 trigger system of the ATLAS experiment
por: Bogaerts, A, et al.
Publicado: (1998)

Using SCI to Implement the Local-Global Architecture for the ATLAS Level 2 Trigger
por: Hughes-Jones, R E, et al.
Publicado: (1998)

High Performance CISC, RISC and VLIW Processors
por: Rao, G S
Publicado: (1992)

A VME RISC processor farm for third level triggering
por: Duval, P Y, et al.
Publicado: (1992)

The application of programmable DSPs in mobile communications
por: Gatherer, Alan, et al.
Publicado: (2002)

A blocked implementation of level 3 BLAS for RISC processors
por: Daydé, M J, et al.
Publicado: (1996)

ECC Memory for Fault Tolerant RISC-V Processors
por: Dörflinger, Alexander, et al.
Publicado: (2020)

SCI prototyping for the second level trigger system of the ATLAS experiment
por: Belias, A, et al.
Publicado: (1999)

Implementation of the fourth level trigger of DELPHI on alpha AXP RISC processor
por: Augutinus, A, et al.
Publicado: (1996)

A Second Level data buffer with LHC performance
por: Cranfield, R, et al.
Publicado: (1994)

CISC vs RISC: Bridging the Processor ArchitectuSoftware Gap
por: Vajda, F
Publicado: (1995)

SCI Throughput Measurements using the Dolphin LC-1 PCI Cards
por: Hughes-Jones, R E, et al.
Publicado: (1997)

Functionality of the LEP tune meters with 3rd generation DSPs
por: Berrig, O E, et al.
Publicado: (1995)

Evaluation of Commercial SCI Components and Low-level SCI Softwarefor the ATLAS Second Level Trigger
por: Giacomini, F, et al.
Publicado: (2000)

A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System
por: Zhang, Haifeng, et al.
Publicado: (2021)

VMEbus-based data acquisition with real-time UNIX on CISC and RISC processors: some performance measurements
por: Petersen, J, et al.
Publicado: (1992)

A demonstration of feature extraction for the ATLAS level2 trigger
por: Hajduk, Z, et al.
Publicado: (1996)

ATLAS Level-2 Trigger SCI Demonstrator Evaluation Report
por: Belias, A, et al.
Publicado: (1999)

Design and use of a PPMC processor as shared-memory SCI node
por: Altmann, D, et al.
Publicado: (2002)

Vlsi chip design with the hardware description language VERILOG: an introduction based on a large RISC processor design
por: Golze, Ulrich, et al.
Publicado: (1996)

Reward-based learning under hardware constraints—using a RISC processor embedded in a neuromorphic substrate
por: Friedmann, Simon, et al.
Publicado: (2013)

A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications
por: Xue, Xiaoyong, et al.
Publicado: (2019)

The UK ROB-in,A prototype ATLAS readout buffer input module
por: Boorman, G, et al.
Publicado: (2000)

Demonstration of a four buffer slice of a prototype second-level trigger for ATLAS
por: Cranfield, R, et al.
Publicado: (1996)

Epileptic Seizure Detection on an Ultra-Low-Power Embedded RISC-V Processor Using a Convolutional Neural Network
por: Bahr, Andreas, et al.
Publicado: (2021)

RisCO2: Implementation and Performance Evaluation of RISC-V Processors for Low-Power CO(2) Concentration Sensing
por: Núñez-Prieto, Ricardo, et al.
Publicado: (2023)

Implementation of the Message Passing Software Layer over SCI for theATLAS Second Level Trigger Testbeds
por: Giacomini, F, et al.
Publicado: (2000)

Design and Use of a PPMC Processor as Shared-Memory SCI Node
por: Müller, H
Publicado: (2002)

Diced Triplets Expose Neurons to RISC
por: Rudnicki, Dobrila D., et al.
Publicado: (2012)

RISC Architecture Microprocessor Farm for offline analysis
por: De Barros, C, et al.
Publicado: (1992)

Real-time digital signal processing from MATLAB to C with the TMS320C6x DSPs
por: Welch, Thad B, et al.
Publicado: (2017)

Real-time digital signal processing from MATLAB to C with the TMS320C6x DSPs
por: Welch, Thad B, et al.
Publicado: (2012)

The ALEPH Second Level Trigger Processor
por: Strong, J
Publicado: (1988)

RISC without RISK?: an overview of current RISC computers in use in HEP batch
por: Jarp, S
Publicado: (1992)

Validity and reliability of the German versions of the CD-RISC-10 and CD-RISC-2
por: Wollny, Anna Irena, et al.
Publicado: (2021)

Microprocesadores RISC : evolución y tendencias /
Publicado: (2000)

Prototype Readout Module for the ATLAS Level-1 Calorimeter Trigger Processors
por: Mahout, G, et al.
Publicado: (2001)

Competition for RISC binding predicts in vitro potency of siRNA
por: Koller, Erich, et al.
Publicado: (2006)

Predicting Hospitalised Paediatric Pneumonia Mortality Risk: An External Validation of RISC and mRISC, and Local Tool Development (RISC-Malawi) from Malawi
por: Hooli, Shubhada, et al.
Publicado: (2016)

Cannot write session to /tmp/vufind_sessions/sess_qh7q304752t0jcffsntpsvgn2f