Cargando…
EAST note 94-35: A second generation FPGA processor
Autores principales: | Hogl, H, Kugel, A, Ludvig, J, Männer, R, Noffz, K H, Zoz, R |
---|---|
Lenguaje: | eng |
Publicado: |
1994
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/685742 |
Ejemplares similares
-
The ENABLE Machine: A Systolic Second Level Trigger Processor for Track Finding
por: Klefenz, F, et al.
Publicado: (1992) -
ATLANTIS: a modular, hybrid FPGA/CPU processor for the ATLAS readout systems
por: Kugel, A, et al.
Publicado: (2000) -
A Systolic Hough Transform Processor as a Second Level Trigger for Drift Chambers
por: Klefenz, F, et al.
Publicado: (1992) -
LVL2 Full TRT Scan Feature Extraction Algorithm for B Physics Performed on the Hybrid FPGA/CPU Processor System ATLANTIS: Measurement Results
por: Hinkelbein, C, et al.
Publicado: (2000) -
EAST note 94-37: Algorithms in second-level triggers for ATLAS and benchmark results
por: Hauser, R, et al.
Publicado: (1994)