Cargando…
A synchronous architecture for the L0 muon trigger
In this note we describe a new implementation for the L0 muon trigger. It is based on a fully synchronous and pipeline architecture. The 25920 logical pads and strips data, produced by the muon detector, are sent at once to the muon trigger. The data transfer is performed at a frequency of 40 MHz an...
Autores principales: | Aslanides, Elie, Cachemiche, J P, Duval, P Y, Le Gac, R, Leroy, O, Liotard, P L, Menouni, M, Potheau, R, Tsaregorodtsev, A Yu |
---|---|
Lenguaje: | eng |
Publicado: |
2001
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/691573 |
Ejemplares similares
-
Specification of the muon trigger processing board
por: Aslanides, Elie, et al.
Publicado: (2002) -
High speed ribbon optical link for the level 0 muon trigger
por: Aslanides, Elie, et al.
Publicado: (2003) -
A realistic algorithm for the level 0 muon trigger
por: Aslanides, Elie, et al.
Publicado: (2003) -
Radiation hardness of the optical ribbon transmitter for the level-0 muon trigger
por: Aslanides, Elie, et al.
Publicado: (2004) -
High speed parallel optical links for the LHCb muon trigger
por: Aslanides, Elie, et al.
Publicado: (2003)