Cargando…
The L0(muon) processor
99-008 In this note we review the Marseille implementation for the L0(muon) processor. We describe the data flow, hardware implementation, synchronization issue as well as our first ideas on debugging and monitoring procedure. We also present the performance of the proposed architecture with an esti...
Autores principales: | Aslanides, Elie, Dinkespiler, B, Le Gac, R, Menouni, M, Potheau, R, Tsaregorodtsev, A Yu |
---|---|
Lenguaje: | eng |
Publicado: |
1999
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/691579 |
Ejemplares similares
-
An alternative architecture of the L0(æ) processor
por: Aslanides, Elie, et al.
Publicado: (1997) -
A synchronous architecture for the L0 muon trigger
por: Aslanides, Elie, et al.
Publicado: (2001) -
Specification of the muon trigger processing board
por: Aslanides, Elie, et al.
Publicado: (2002) -
High speed ribbon optical link for the level 0 muon trigger
por: Aslanides, Elie, et al.
Publicado: (2003) -
A realistic algorithm for the level 0 muon trigger
por: Aslanides, Elie, et al.
Publicado: (2003)