Cargando…
An FPGA Based Multiprocessing CPU for Beam Synchronous Timing in CERN's SPS and LHC
The Beam Synchronous Timing system (BST) will be used around the LHC and its injector, the SPS, to broadcast timing meassages and synchronize actions with the beam in different receivers. To achieve beam synchronization, the BST Master card encodes messages using the bunch clock, with a nominal valu...
Autores principales: | , , , , , |
---|---|
Lenguaje: | eng |
Publicado: |
2003
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/693176 |