Cargando…

Irradiation tests of the ALTERA SRAM based FPGA and fault tolerant design concepts

Detalles Bibliográficos
Autores principales:	Helstrup, H, Lindenstruth, V, Martens, S, Musa, L, Nystrand, J, Olsen, E, Röhrich, D, Røed, K, Skaali, B, Stockmeier, M R, Tilsner, H, Ullaland, K, Wikne, J
Lenguaje:	eng
Publicado:	CERN 2003
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2003-006.107 http://cds.cern.ch/record/712057

Ejemplares similares

FPGA Coprocessor for High-Level Trigger Applications
por: Grastveit, G, et al.
Publicado: (2003)

Hands-on experience with altera FPGA development boards
por: Parab, Jivan S, et al.
Publicado: (2017)

Fault injection as a test method for an FPGA in charge of data readout for a large tracking detector
por: Roed, K, et al.
Publicado: (2011)

High Speed Synchronization Module Implemented in Altera Stratix II FPGA
por: Przygoda, K, et al.
Publicado: (2006)

FPGA Co-processor for the ALICE High Level Trigger
por: Grastveit, G., et al.
Publicado: (2003)

Irradiation tests of the complete ALICE TPC Front-End Electronics chain
por: Røed, Ketil, et al.
Publicado: (2005)

Single Event Upsets in SRAM FPGA based readout electronics for the Time Projection Chamber in the ALICE experiment
por: Røed, K
Publicado: (2009)

The high level trigger of ALICE
por: Tilsner, H, et al.
Publicado: (2004)

COTS FPGA/SRAM Irradiations Using a Dedicated Testing Infrastructure for Characterization of Large Component Batches
por: Slawosz, Uznanski, et al.
Publicado: (2015)

Evaluation of radiation tolerance of TMR designs in SRAM-based FPGA.
por: Shibin, Konstantin
Publicado: (2016)

Fault-tolerance techniques for SRAM-based FPGAs
por: Kastensmidt, Fernanda Lima, et al.
Publicado: (2006)

Online Pattern Recognition for the ALICE High Level Trigger (tracking and compression techniques)
por: Lindenstruth, V., et al.
Publicado: (2003)

Ultrahigh energy heavy ion test beam on Xilinx Kintex-7 SRAM-based FPGA
por: Du, Boyang, et al.
Publicado: (2019)

Reliability analysis of a 65nm Rad-Hard SRAM-Based FPGA for CERN applications
por: Tsiligiannis, G, et al.
Publicado: (2019)

Online Pattern Recognition for the ALICE High Level Trigger
por: Lindenstruth, V, et al.
Publicado: (2003)

Real-time TPC Analysis with the ALICE High-Level Trigger
por: Lindenstruth, V, et al.
Publicado: (2004)

Time-to-digital Convertor with Nanosecond Resolution Based on the PLD Altera
por: Bukin, M A, et al.
Publicado: (2001)

Feasibility study to use an SRAM-based FPGA in the readout electronics of the upgraded LHCb Outer Tracker detector
por: Färber, Christian
Publicado: (2013)

SRAM chip
Publicado: (2017)

Hardware for the Detector Control System of the ALICE TRD: Stand-alone embedded Linux controller
por: Tilsner, H, et al.
Publicado: (2003)

ALICE high level trigger interfaces and data organisation
por: Bablok S A, et al.
Publicado: (2006)

DCS Communication Software for the ALICE TPC Front-End Electronics
por: Richter, Matthias, et al.
Publicado: (2005)

Robust SRAM Designs and Analysis
por: Singh, Jawar, et al.
Publicado: (2013)

Pulsed Electron Beam induced SEU Effects in a SRAM memory
por: Wyrwoll, Vanessa, et al.
Publicado: (2021)

Consumo de Frutose Altera Aminas Biogênicas Associadas a Fatores de Risco Cardiovasculares
por: Francisqueti-Ferron, Fabiane Valentini, et al.
Publicado: (2023)

Improved Performance of SRAM-Based True Random Number Generator by Leveraging Irradiation Exposure
por: Zhang, Xu, et al.
Publicado: (2020)

SEE on Different Layers of Stacked-SRAMs
por: Gupta, V, et al.
Publicado: (2015)

SRAM-Based PUF Readouts
por: Vinagrero, Sergio, et al.
Publicado: (2023)

Level-3 trigger for a heavy ion experiment at LHC
por: Frankenfeld, Ulrich, et al.
Publicado: (2001)

The ALICE High Level Trigger
por: Richter, M, et al.
Publicado: (2005)

Online pattern recognition for the ALICE high level trigger
por: Bramm, R, et al.
Publicado: (2003)

High-level trigger system for the LHC ALICE experiment
por: Bramm, R, et al.
Publicado: (2003)

Software environment for controlling and re-configuration of Xilinx Virtex FPGAs – TWEPP-07
por: Fehlker, D, et al.
Publicado: (2007)

Variation-aware advanced CMOS devices and SRAM
por: Shin, Changhwan
Publicado: (2016)

Nanometer Variation-Tolerant SRAM: Circuits and Statistical Design for Yield
por: Abu-Rahma, Mohamed H, et al.
Publicado: (2013)

Empirical Mode Decomposition and Neural Networks on FPGA for Fault Diagnosis in Induction Motors
por: Camarena-Martinez, David, et al.
Publicado: (2014)

An SRAM Based Monitor for Mixed-Field Radiation Environments
por: Tsiligiannis, G, et al.
Publicado: (2014)

Multiple Observations for Secret-Key Binding with SRAM PUFs
por: Kusters, Lieneke, et al.
Publicado: (2021)

SRAM-Based CIM Architecture Design for Event Detection †
por: Sulaiman, Muhammad Bintang Gemintang, et al.
Publicado: (2022)

First measurement of single event upsets in the readout control FPGA of the ALICE TPC detector
por: Roed, K, et al.
Publicado: (2011)

Cannot write session to /tmp/vufind_sessions/sess_piesqr4qr5bpgu3n1mgs38rham