Cargando…

A solution to reduce the latency of a multi gigabit transceiver (Virtex-II pro): Effect of clock jitter on the bit error rate

Detalles Bibliográficos
Autores principales:	Romanteau, T, Busson, P, Dobrzynski, L, Karar, A, De Papp, J, Macé, J R
Lenguaje:	eng
Publicado:	CERN 2003
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2003-006.425 http://cds.cern.ch/record/722240

Ejemplares similares

A Gigabit Transceiver for Data Transmission in Future High Energy Physics Experiments
por: Wyllie, K, et al.
Publicado: (2012)

A gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade
por: Chen, C., et al.
Publicado: (2020)

An Error-Correcting Line Code for a HEP Rad-Hard Multi-GigaBit Optical Link
por: Papotti, Giulia, et al.
Publicado: (2007)

Optimization of multi-gigabit transceivers for high speed data communication links in HEP Experiments
por: Khan, Shuaib Ahmad, et al.
Publicado: (2019)

Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade
por: Chen, C., et al.
Publicado: (2020)

Characterization of a Low Power Gigabit Transceiver ASIC for High Energy Physics Experiments
por: Rasevic, Nikola
Publicado: (2021)

Evaluating Multi-Gigabit Transceivers (MGT) for Use in High Energy Physics Through Proton Irradiation.
por: Wirthlin, M, et al.
Publicado: (2015)

Jitter impact on clock distribution in LHC experiments
por: Baron, S, et al.
Publicado: (2012)

Superior bit error rate and jitter due to improved switching field distribution in exchange spring magnetic recording media
por: Suess, D., et al.
Publicado: (2016)

A Radiation Tolerant 4.8 Gb/s Serializer for the Giga-Bit Transceiver
por: Çobanoglu, Ö, et al.
Publicado: (2009)

Experimental sleep restriction increases latency jitter in pain elicited cortical responses
por: Hansen, J.O., et al.
Publicado: (2021)

A Software Suite for the Radiation Tolerant Giga-bit Transceiver - Slow Control Adapter
por: Moschovakos, Paris, et al.
Publicado: (2020)

Dynamic Reconfiguration and Incremental Firmware Development in the Xilinx Virtex 5
por: Jones, J, et al.
Publicado: (2008)

An interface solution at 53.76 Gb/s input bandwidth to a single Xilinx Virtex-II Pro FPGA: a practical challenge
por: Oltean Karlsson, Alexandra Dana, et al.
Publicado: (2006)

ALICE inner tracking system readout electronics prototype testing with the CERN ``Giga Bit Transceiver''
por: Schambach, J, et al.
Publicado: (2016)

Embedding deserialisation of LHC experimental data inside field programmable gate arrays
por: Busson, P, et al.
Publicado: (2002)

Level-1 Calorimeter Trigger: From Virtex-7 to UltraScale+
por: Weirich, Marcel
Publicado: (2018)

Level-1 Calorimeter Trigger: from Virtex-7 to UltraScale+
por: Weirich, Marcel
Publicado: (2018)

Very High Bit Rate Near-Field Communication with Low-Interference Coils and Digital Single-Bit Sampling Transceivers for Biomedical Sensor Systems
por: Stoecklin, Sebastian, et al.
Publicado: (2020)

Dynamics of the Drosophila Circadian Clock: Theoretical Anti-Jitter Network and Controlled Chaos
por: Fathallah-Shaykh, Hassan M.
Publicado: (2010)

A Real Time Electronics Emulator with Realistic Data Generation for Reception Tests of the CMS ECAL Front-End Boards
por: Romanteau, T, et al.
Publicado: (2005)

CMS ECAL Front-End boards: the XFEST project
por: Collard, Caroline, et al.
Publicado: (2005)

Gigabit networking
por: Partridge, Craig
Publicado: (1993)

Fixed-latency gigabit serial links in a Xilinx FPGA for the upgrade of the muon spectrometer at the ATLAS experiment
por: Wang, Jinhong, et al.
Publicado: (2018)

Software environment for controlling and re-configuration of Xilinx Virtex FPGAs – TWEPP-07
por: Fehlker, D, et al.
Publicado: (2007)

MicroBlaze implementation of GPS/INS integrated system on Virtex-6 FPGA
por: Bhogadi, Lokeswara Rao, et al.
Publicado: (2015)

Strongest Angle-of-Arrival Estimation for Hybrid Millimeter Wave Architecture with 1-Bit A/D Equipped at Transceivers
por: Li, Ruihan, et al.
Publicado: (2022)

Where are we with gigabits?
por: Carpenter, B E, et al.
Publicado: (1992)

Ultra-low jitter clock distribution for the trigger electronics of the New Small Wheel for the ATLAS experiment
por: Alexopoulos, T., et al.
Publicado: (2021)

Description of test programs for the modules quad-transceiver, single-transceiver digital and single-transceiver hybrid
por: WOHRNE, S.
Publicado: (1980)

Neutron beam test of fanout and clock jitter cleaner microchips for the ATLAS Muon New Small Wheel
por: The ATLAS collaboration
Publicado: (2022)

Agile Blocker and Clock Jitter Tolerant Low-Power Frequency Selective Receiver with Energy Harvesting Capability
por: Hasan, Abul, et al.
Publicado: (2017)

Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012)

Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012)

Compensation of Trial-to-Trial Latency Jitter Reveals the Parietal Retrieval Success Effect to be Both Variable and Thresholded in Older Adults
por: Murray, Jamie G., et al.
Publicado: (2019)

Gigabit Ethernet for Volunteer Computing
por: Starzec, Aleksandra Anna
Publicado: (2017)

The Effect Of Simultaneous Phase Error And Phase Jitter On the Energy resolution Of Multisection Electron Linacs
por: Herminghaus, H
Publicado: (1971)

The Giga Bit Transceiver based Expandable Front-End (GEFE)—a new radiation tolerant acquisition system for beam instrumentation
por: Marin, M Barros, et al.
Publicado: (2016)

Exponential suppression of bit or phase errors with cyclic error correction
Publicado: (2021)

Optical bit error rate: an estimation methodology
por: Kartalopoulos, Stamatios V
Publicado: (2004)

Cannot write session to /tmp/vufind_sessions/sess_g9nop4q5b74enra6cib2m730qs