Cargando…
On the level1 trigger decision sorter implementation
The implementation of the Level 1 trigger decision sorter in the LHCb DAQ system, based on Network Processors, is presented.
Autores principales: | Barczyk, A, Jost, B, Neufeld, N |
---|---|
Lenguaje: | eng |
Publicado: |
2004
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/744165 |
Ejemplares similares
-
A common implementation of the Level 1 trigger and HLT Data Acquisition
por: Barczyk, A, et al.
Publicado: (2003) -
FPGA-based fast pipeline-parameterized-sorter implementation for first level trigger systems in HEP experiments
por: Pozniak, Krzysztof T
Publicado: (2004) -
The Muon Sorter in the CMS Drift Tubes Regional Trigger
por: Guiducci, Luigi, et al.
Publicado: (2004) -
Network Processors for a 1-MHz trigger-DAQ system
por: Barczyk, A, et al.
Publicado: (2004) -
Evaluation of subfarm controllers candidates with an implementation of LHCb event-building
por: Gaidioz, B, et al.
Publicado: (2005)