Cargando…
A Pattern Recognition Scheme for Large Curvature Circular Tracks and an FPGA Implementation Using Hash Sorter
Autores principales: | Wu, Jinyuan, Shi, Z |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2004
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2004-010.397 http://cds.cern.ch/record/814709 |
Ejemplares similares
-
Tiny Triplet Finder (TTF): A track segment recognition scheme and its FPGA
por: Wu, J, et al.
Publicado: (2004) -
FPGA-based fast pipeline-parameterized-sorter implementation for first level trigger systems in HEP experiments
por: Pozniak, Krzysztof T
Publicado: (2004) -
FASTHash: FPGA-Based High Throughput Parallel Hash Table
por: Yang, Yang, et al.
Publicado: (2020) -
High-Speed Variable Polynomial Toeplitz Hash Algorithm Based on FPGA
por: Huang, Si-Cheng, et al.
Publicado: (2023) -
On the level1 trigger decision sorter implementation
por: Barczyk, A, et al.
Publicado: (2004)