Cargando…
Architectural Design Study for a 10Gb/s Ethernet Switch
The demand for 10Gb/s switches at this early stage in the market is primarily for modular solutions that can grow as do the bandwidth requirements. This indicates a requirement for chassis based solutions where individual line cards can be added to a chassis infrastructure and have to communicate ac...
Autor principal: | |
---|---|
Lenguaje: | eng |
Publicado: |
2004
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/847211 |
_version_ | 1780906888007778304 |
---|---|
author | Oltean, Alexandra Dana |
author_facet | Oltean, Alexandra Dana |
author_sort | Oltean, Alexandra Dana |
collection | CERN |
description | The demand for 10Gb/s switches at this early stage in the market is primarily for modular solutions that can grow as do the bandwidth requirements. This indicates a requirement for chassis based solutions where individual line cards can be added to a chassis infrastructure and have to communicate across a 10Gb/s switching backplane. The present study is provides an architectural design solution for a passive copper backplane used for moving data between the line cards of a 10Gb/s Ethernet switch system. The ability to pass multi-gigabit data rates through a backplane system requires great attention to details previously thought to be irrelevant at lower frequencies. The trace dimensions, the via holes diameters, the backplane materials and choice of connectors, all play a crucial role in determining the success of the system. At high-speed even a subtle change in any of these elements can drastically affect the end-to-end system performance. In this context, the study presents the modeling and simulation work that has been done and it proposes a suitable backplane design for achieving error-free transmission at 10Gb/s rates. |
id | cern-847211 |
institution | Organización Europea para la Investigación Nuclear |
language | eng |
publishDate | 2004 |
record_format | invenio |
spelling | cern-8472112019-09-30T06:29:59Zhttp://cds.cern.ch/record/847211engOltean, Alexandra DanaArchitectural Design Study for a 10Gb/s Ethernet SwitchEngineeringThe demand for 10Gb/s switches at this early stage in the market is primarily for modular solutions that can grow as do the bandwidth requirements. This indicates a requirement for chassis based solutions where individual line cards can be added to a chassis infrastructure and have to communicate across a 10Gb/s switching backplane. The present study is provides an architectural design solution for a passive copper backplane used for moving data between the line cards of a 10Gb/s Ethernet switch system. The ability to pass multi-gigabit data rates through a backplane system requires great attention to details previously thought to be irrelevant at lower frequencies. The trace dimensions, the via holes diameters, the backplane materials and choice of connectors, all play a crucial role in determining the success of the system. At high-speed even a subtle change in any of these elements can drastically affect the end-to-end system performance. In this context, the study presents the modeling and simulation work that has been done and it proposes a suitable backplane design for achieving error-free transmission at 10Gb/s rates.CERN-OPEN-2005-015oai:cds.cern.ch:8472112004-07-01 |
spellingShingle | Engineering Oltean, Alexandra Dana Architectural Design Study for a 10Gb/s Ethernet Switch |
title | Architectural Design Study for a 10Gb/s Ethernet Switch |
title_full | Architectural Design Study for a 10Gb/s Ethernet Switch |
title_fullStr | Architectural Design Study for a 10Gb/s Ethernet Switch |
title_full_unstemmed | Architectural Design Study for a 10Gb/s Ethernet Switch |
title_short | Architectural Design Study for a 10Gb/s Ethernet Switch |
title_sort | architectural design study for a 10gb/s ethernet switch |
topic | Engineering |
url | http://cds.cern.ch/record/847211 |
work_keys_str_mv | AT olteanalexandradana architecturaldesignstudyfora10gbsethernetswitch |