Cargando…
The bit slice micro-processor 'GESPRO' as a project in the UA2 experiment
The bit slice micro-processor GESPRO is a CAMAC module plugged into a standard Elliot system crate via which it communicates as a slave with its host computer. It has full control of CAMAC as a master unit. GESPRO is a 24 bit machine with multi-mode memory addressing capacity of 64K words. The micro...
Autores principales: | Becam, C, Bernaudin, P, Delanghe, J, Fest, H M, Lecoq, J, Martin, H, Mencik, M, MerkeI, B, Meyer, J M, Perrin, M, Plothow, H, Rampazzo, J P, Schittly, A |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
1981
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-1981-007.450 http://cds.cern.ch/record/862925 |
Ejemplares similares
-
Simulation of a horizontal bit-sliced processor using the ISPS architecture simulation facility
por: Van Dam, A, et al.
Publicado: (1981) -
The UA1 trigger processor
por: Grayer, G H
Publicado: (1981) -
The new UA1 calorimeter trigger processor
por: Baird, S A, et al.
Publicado: (1989) -
The UA1 upgrade calorimeter trigger processor
por: Bains, Navjit, et al.
Publicado: (1990) -
AMD's 64-bit Opteron processor
por: David Rich (Director of HPC and Embedded Marketing at AMD) and David Cownie (Opteron HPC Benchmarking Engineer)
Publicado: (2003)