Cargando…

FPGA Dynamic Reconfiguration in ALICE and beyond

Detalles Bibliográficos
Autor principal:	Troeger, Gerd Gundolf
Lenguaje:	eng
Publicado:	CERN 2005
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2005-011.119 http://cds.cern.ch/record/920421

Ejemplares similares

An interface solution at 53.76 Gb/s input bandwidth to a single Xilinx Virtex-II Pro FPGA: a practical challenge
por: Oltean Karlsson, Alexandra Dana, et al.
Publicado: (2006)

ALICE DDL Radiation Tolerance Tests for the FPGA Configuration Loss
por: Dénes, E, et al.
Publicado: (2004)

Clock and trigger distribution for ALICE using the CRU FPGA card
por: Imrek, Jozsef
Publicado: (2017)

Development of the FPGA-based Raw Data Preprocessor for the TPC Readout Upgrade in ALICE
por: Klewin, Sebastian
Publicado: (2019)

Single Event Upsets in SRAM FPGA based readout electronics for the Time Projection Chamber in the ALICE experiment
por: Røed, K
Publicado: (2009)

First measurement of single event upsets in the readout control FPGA of the ALICE TPC detector
por: Roed, K, et al.
Publicado: (2011)

Mitigation Methods Increasing Radiation Hardness of the FPGA-Based Readout of the ALICE Inner Tracking System
por: Sielewicz, Krzysztof Marek
Publicado: (2018)

Functional verification of dynamically reconfigurable FPGA-based systems
por: Gong, Lingkan, et al.
Publicado: (2015)

FPGA based data processing in the ALICE High Level Trigger in LHC Run 2
por: Engel, Heiko, et al.
Publicado: (2017)

Dynamic Reconfiguration and Incremental Firmware Development in the Xilinx Virtex 5
por: Jones, J, et al.
Publicado: (2008)

New slow-control FPGA IP for GBT based system and status update of the GBT-FPGA project
por: Mendez, Julian Maxime, et al.
Publicado: (2018)

An FPGA-Based Phase Measurement System
por: Mitra, Jubin, et al.
Publicado: (2017)

Continuous Integration of FPGA Designs for CMS
por: Glein, Robert, et al.
Publicado: (2019)

Xilinx Rad-hard FPGA Presentation
Publicado: (2008)

The GBT-FPGA core: features and challenges
por: Barros Marin, M, et al.
Publicado: (2015)

Intelligent FPGA Data Acquisition Framework
por: Bai, Yunpeng, et al.
Publicado: (2017)

Single event effects actel AX FPGA
por: Machefert, F P
Publicado: (2002)

FPGA Coprocessor for High-Level Trigger Applications
por: Grastveit, G, et al.
Publicado: (2003)

CMS FPGA dual port memory prototypes
por: Gigi, D
Publicado: (1997)

FPGA design in the presence of single event upsets
por: Meggyesi, Z, et al.
Publicado: (1999)

Overview and future developments of the FPGA-based DAQ of COMPASS
por: Bai, Y, et al.
Publicado: (2016)

Total Ionizing Dose Effects in a Xilinx FPGA
por: Buchanan, N J, et al.
Publicado: (1999)

Pattern recognition and reconstruction on a FPGA coprocessor board
por: Männer, R, et al.
Publicado: (2000)

FPGA based data acquisition system for COMPASS experiment
por: Bodlak, M., et al.
Publicado: (2013)

An FPGA-based implementation of the CMS global calorimeter trigger
por: Brooke, J J, et al.
Publicado: (2000)

Methods for clock signal characterization using FPGA resources
por: Biereigel, S, et al.
Publicado: (2020)

Dual-Port memory with reconfigurable structure
por: Antchev, G H, et al.
Publicado: (1999)

Characterization of the first prototype of the ALICE SAMPA ASIC for LHC Run 3 and beyond
por: Tambave, G, et al.
Publicado: (2017)

Particle Identification on an FPGA Accelerated Compute Platform for the LHCb Upgrade
por: Fäerber, Christian, et al.
Publicado: (2017)

Intelligence Elements and Performance of the FPGA-based DAQ of the COMPASS Experiment
por: Huber, Stefan, et al.
Publicado: (2018)

Optimization on fixed low latency implementation of GBT protocol in FPGA
por: Chen, Kai, et al.
Publicado: (2016)

Single Event Upset tests of commercial FPGA for space applications
por: Mattsson, S
Publicado: (2001)

Study of FPGA and GPU based pixel calibration for ATLAS IBL
por: Dopke, J, et al.
Publicado: (2010)

Design of FPGA-based radiation tolerant quench detectors for LHC
por: Steckert, J, et al.
Publicado: (2017)

Der ATLAS LVL2-Trigger mit FPGA-Prozessoren : Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS
por: Singpiel, Holger
Publicado: (2000)

ALICE SAMPA-ASIC second-prototype qualification studies for LHC Run 3 and beyond
por: Tambave, Ganesh Jagannath
Publicado: (2017)

FPGA based event building and data acqiusition system for the COMPASS experiment
por: Bai, Yunpeng, et al.
Publicado: (2016)

Implementation of FPGA-based Level-1 Tracking at CMS for the HL-LHC
por: Chaves, Jorge Enrique
Publicado: (2014)

EAST note 94-35: A second generation FPGA processor
por: Hogl, H, et al.
Publicado: (1994)

First Level Trigger for H1, using the latest FPGA generation
por: Urban, M, et al.
Publicado: (2000)

Cannot write session to /tmp/vufind_sessions/sess_qbjaom1cu3spmladkc3tb64e5d