Cargando…
LHCb: Architecture of a real-time trigger compute farm running at 1.17 MHz
<!--HTML--><b>- The Problem<br/> - A Solution<br/> - Data Transport and current Implementation<br/> - Results and current Work</b>
Lenguaje: | eng |
---|---|
Publicado: |
2001
|
Acceso en línea: | http://cds.cern.ch/record/932965 |
Ejemplares similares
-
A 40MHz Trigger-free Readout Architecture for the LHCb experiment
por: Alessio, Federico, et al.
Publicado: (2009) -
A 40 MHz Trigger-free Readout Architecture for the LHCb Experiment
por: Alessio, F, et al.
Publicado: (2009) -
A 40 MHz Trigger-free Readout Architecture for the LHCb experiment at CERN
por: Alessio, F, et al.
Publicado: (2009) -
Real-time analysis with the LHCb trigger in Run-II
por: Raven, Gerhard
Publicado: (2016) -
Real time analysis with the upgraded LHCb trigger in Run III
por: Szumlak, Tomasz
Publicado: (2017)