Cargando…
An interface solution at 53.76 Gb/s input bandwidth to a single Xilinx Virtex-II Pro FPGA: a practical challenge
When High Energy Physics meets high speed electronics, and state of the art methods fail to deliver the required performance, alternative methods have to be developed. This paper presents a novel solution for hardware trigger processing. Analog signals from 112 inputs are converted into high speed s...
Autores principales: | Oltean Karlsson, Alexandra Dana, Troeger, Gerd Gundolf |
---|---|
Lenguaje: | eng |
Publicado: |
2006
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/975049 |
Ejemplares similares
-
Dynamic Reconfiguration and Incremental Firmware Development in the Xilinx Virtex 5
por: Jones, J, et al.
Publicado: (2008) -
Software environment for controlling and re-configuration of Xilinx Virtex FPGAs – TWEPP-07
por: Fehlker, D, et al.
Publicado: (2007) -
FPGA Dynamic Reconfiguration in ALICE and beyond
por: Troeger, Gerd Gundolf
Publicado: (2005) -
Xilinx Rad-hard FPGA Presentation
Publicado: (2008) -
Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010)