Cargando…
Upgrade of the ALICE muon trigger electronics
The ALICE muon trigger is a large scale detector based on single gap bakelite RPCs. An upgrade of the electronics is needed in order to withstand the increase of luminosity after the LHC Long Shutdown-2 in 2018-2019. The detector will be read out at the minimum bias rate of 100 kHz in Pb–Pb collisio...
Autores principales: | , , , , |
---|---|
Lenguaje: | eng |
Publicado: |
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/9/09/C09013 http://cds.cern.ch/record/2025792 |
_version_ | 1780947217650024448 |
---|---|
author | Dupieux, P Joly, B Jouve, F Manen, S Vandaele, R |
author_facet | Dupieux, P Joly, B Jouve, F Manen, S Vandaele, R |
author_sort | Dupieux, P |
collection | CERN |
description | The ALICE muon trigger is a large scale detector based on single gap bakelite RPCs. An upgrade of the electronics is needed in order to withstand the increase of luminosity after the LHC Long Shutdown-2 in 2018-2019. The detector will be read out at the minimum bias rate of 100 kHz in Pb–Pb collisions (including a safety factor of 2), two orders of magnitude above the present design. For the most exposed RPCs and in the present conditions of operation, the total integrated charge could be as high as 100 mC/cm(2) with rates up to 100 Hz/cm(2), which is above the present limit for safe operation. In order to overcome these limitations, upgrade projects of the Front-End (FE) and Readout Electronics are scheduled. The readout upgrade at high rate with low dead time requires changing most of the present electronics. It involves a new design for the 234 Local cards receiving the LVDS signals from the FE electronics and the 16 Regional concentrator cards. The readout chain is completed by a single Common Readout Unit developed for most ALICE sub-detectors. The new architecture of the muon trigger readout will be briefly presented. The present FE electronics, designed for the streamer mode, must be replaced to prevent ageing of the RPCs in the future operating conditions. The new FE called FEERIC (for Front-End Electronics Rapid Integrated Circuit) will have to perform amplification of the analog input signals. This will allow for RPC operation in a low-gain avalanche mode, with a much smaller charge deposit (factor 3-5) in the detector as compared to the present conditions. The purpose is to discriminate RPC signals with a charge threshold around 100 fC, in both polarities, and with a time jitter below 1 ns. We will describe the FE card and FEERIC ASIC features and first prototype performance, report on test results obtained on a cosmic test bench and discuss ongoing developments. |
id | oai-inspirehep.net-1316918 |
institution | Organización Europea para la Investigación Nuclear |
language | eng |
publishDate | 2014 |
record_format | invenio |
spelling | oai-inspirehep.net-13169182019-09-30T06:29:59Zdoi:10.1088/1748-0221/9/09/C09013http://cds.cern.ch/record/2025792engDupieux, PJoly, BJouve, FManen, SVandaele, RUpgrade of the ALICE muon trigger electronicsDetectors and Experimental TechniquesThe ALICE muon trigger is a large scale detector based on single gap bakelite RPCs. An upgrade of the electronics is needed in order to withstand the increase of luminosity after the LHC Long Shutdown-2 in 2018-2019. The detector will be read out at the minimum bias rate of 100 kHz in Pb–Pb collisions (including a safety factor of 2), two orders of magnitude above the present design. For the most exposed RPCs and in the present conditions of operation, the total integrated charge could be as high as 100 mC/cm(2) with rates up to 100 Hz/cm(2), which is above the present limit for safe operation. In order to overcome these limitations, upgrade projects of the Front-End (FE) and Readout Electronics are scheduled. The readout upgrade at high rate with low dead time requires changing most of the present electronics. It involves a new design for the 234 Local cards receiving the LVDS signals from the FE electronics and the 16 Regional concentrator cards. The readout chain is completed by a single Common Readout Unit developed for most ALICE sub-detectors. The new architecture of the muon trigger readout will be briefly presented. The present FE electronics, designed for the streamer mode, must be replaced to prevent ageing of the RPCs in the future operating conditions. The new FE called FEERIC (for Front-End Electronics Rapid Integrated Circuit) will have to perform amplification of the analog input signals. This will allow for RPC operation in a low-gain avalanche mode, with a much smaller charge deposit (factor 3-5) in the detector as compared to the present conditions. The purpose is to discriminate RPC signals with a charge threshold around 100 fC, in both polarities, and with a time jitter below 1 ns. We will describe the FE card and FEERIC ASIC features and first prototype performance, report on test results obtained on a cosmic test bench and discuss ongoing developments.oai:inspirehep.net:13169182014 |
spellingShingle | Detectors and Experimental Techniques Dupieux, P Joly, B Jouve, F Manen, S Vandaele, R Upgrade of the ALICE muon trigger electronics |
title | Upgrade of the ALICE muon trigger electronics |
title_full | Upgrade of the ALICE muon trigger electronics |
title_fullStr | Upgrade of the ALICE muon trigger electronics |
title_full_unstemmed | Upgrade of the ALICE muon trigger electronics |
title_short | Upgrade of the ALICE muon trigger electronics |
title_sort | upgrade of the alice muon trigger electronics |
topic | Detectors and Experimental Techniques |
url | https://dx.doi.org/10.1088/1748-0221/9/09/C09013 http://cds.cern.ch/record/2025792 |
work_keys_str_mv | AT dupieuxp upgradeofthealicemuontriggerelectronics AT jolyb upgradeofthealicemuontriggerelectronics AT jouvef upgradeofthealicemuontriggerelectronics AT manens upgradeofthealicemuontriggerelectronics AT vandaeler upgradeofthealicemuontriggerelectronics |