Cargando…
A 20 mW, 4.8 Gbit/sec, SEU robust serializer in 65nm for read-out of data from LHC experiments
The availability of a sub 1-W SerDes for future LHC read-out systems is of paramount importance for building new low-mass inner detectors for HL-LHC. This work reports on the design of two alternative architectures for the serializer block within a high speed transmitter with the objective of achiev...
Autores principales: | Felici, D, Bertazzoni, S, Bonacini, S, Marchioro, A, Moreira, P, Ottavi, M |
---|---|
Lenguaje: | eng |
Publicado: |
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/9/01/C01004 http://cds.cern.ch/record/2025859 |
Ejemplares similares
-
Design and characterization of an SEU-robust register in 130nm CMOS for application in HEP ASICs
por: Bonacini, S
Publicado: (2010) -
Development of SEU-robust, radiation-tolerant and industry-compatible programmable logic components
por: Bonacini, S, et al.
Publicado: (2007) -
Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021) -
A 1.25 Gbit/s serializer for LHC data and trigger optical links
por: Moreira, P, et al.
Publicado: (1999) -
Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)