Cargando…

65 nm Technology for HEP: Status and Perspective

Detalles Bibliográficos
Autor principal:	Valerio, Pierpaolo
Lenguaje:	eng
Publicado:	SISSA 2015
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.22323/1.227.0043 http://cds.cern.ch/record/2159162

Ejemplares similares

Design of the 65 nm CLICpix demonstrator chip
por: Valerio, P., et al.
Publicado: (2012)

Developments of two 4 × 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments
por: Guo, D, et al.
Publicado: (2017)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology
por: Bugiel, Szymon, et al.
Publicado: (2022)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
por: Zeng, Zhiyao, et al.
Publicado: (2017)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Radiation tolerance study of a commercial 65 nm CMOS technology for high energy physics applications
por: Ding, Lili, et al.
Publicado: (2016)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
por: Piro, F, et al.
Publicado: (2023)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

Design and readout architecture of a monolithic binary active pixel sensor in TPSCo 65 nm CMOS imaging technology
por: Cecconi, L, et al.
Publicado: (2023)

A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
por: Kulis, Szymon, et al.
Publicado: (2019)

Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses
por: Borghello, Giulio, et al.
Publicado: (2018)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

Thin monolithic pixel sensors with fast operational amplifier output in a 65 nm imaging technology for ALICE ITS3
por: Lim, Bong-Hwi
Publicado: (2023)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

A 65 nm Rad-Hard Bandgap Voltage Reference for LHC Environment
por: Vergine, Tommaso, et al.
Publicado: (2016)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Design and characterization of an SEU-robust register in 130nm CMOS for application in HEP ASICs
por: Bonacini, S
Publicado: (2010)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

Characterization of radiation effects in 65 nm digital circuits with the DRAD digital radiation test chip
por: Casas, L M Jara, et al.
Publicado: (2017)

Investigation of Scaling and Temperature Effects in Total Ionizing Dose (TID) Experiments in 65 nm CMOS
por: Chevas, Loukas, et al.
Publicado: (2018)

A 32-channel 12-bits 65nm Wilkinson ADC for CMS Central Tracker
por: Vergine, Tommaso, et al.
Publicado: (2014)

Low-power SEE hardening techniques and error rate evaluation in 65 nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2019)

Measurements of total ionizing dose effects in TPSCo 65 nm and influence of NMOS bulk bias
por: Dorda Martin, A, et al.
Publicado: (2023)

A 65 nm CMOS analog processor with zero dead time for future pixel detectors
por: Gaioni, L, et al.
Publicado: (2017)

Low-power SEE hardening techniques and error rate evaluation in 65nm readout ASICs
por: Caratelli, Alessandro, et al.
Publicado: (2020)

Reliability analysis of a 65nm Rad-Hard SRAM-Based FPGA for CERN applications
por: Tsiligiannis, G, et al.
Publicado: (2019)

Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
por: Gonella, L, et al.
Publicado: (2007)

Final design review of deliverable D4.3 (TSV in 65nm)
por: Re, Valerio
Publicado: (2017)

A 65 nm Data Concentration ASIC for the CMS Outer Tracker Detector Upgrade at HL-LHC
por: Nodari, Benedetta, et al.
Publicado: (2018)

Extending a 65nm CMOS process design kit for high total ionizing dose effects
por: Nikolaou, Aristeidis, et al.
Publicado: (2018)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

Cannot write session to /tmp/vufind_sessions/sess_tib1qg3j4kjvivlfu1vgn3uvuo