Cargando…
Evaluating the power efficiency and performance of multi-core platforms using HEP workloads
As Moore's Law drives the silicon industry towards higher transistor counts, processor designs are becoming more and more complex. The area of development includes core count, execution ports, vector units, uncore architecture and finally instruction sets. This increasing complexity leads us to...
Autores principales: | Szostek, P, Innocente, V |
---|---|
Lenguaje: | eng |
Publicado: |
2015
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1742-6596/664/9/092024 http://cds.cern.ch/record/2134653 |
Ejemplares similares
-
Beyond core count: a look at new mainstream computing platforms for HEP workloads
por: Szostek, Pawel, et al.
Publicado: (2014) -
Does the Intel Xeon Phi processor fit HEP workloads?
por: Nowak, Andrzej, et al.
Publicado: (2014) -
CMS readiness for multi-core workload scheduling
por: Perez-Calero Yzquierdo, A, et al.
Publicado: (2017) -
Evaluating the scalability of HEP software and multi-core hardware
por: Jarp, S, et al.
Publicado: (2011) -
Workload modeling for computer systems performance evaluation
por: Feitelson, Dror G
Publicado: (2015)