Cargando…
A low noise clock generator for high-resolution time-to-digital convertors
A robust PLL clock generator has been designed for the harsh environment in high-energy physics applications. The PLL operates with a reference clock frequency of 40 MHz to 50 MHz and performs a multiplication by 64. An LC tank VCO with low internal phase noise can generate a frequency from 2.2 GHz...
Autores principales: | Prinzie, J, Christiaensen, J, Moreira, P, Steyaert, M, Leroux, P |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/11/02/C02038 http://cds.cern.ch/record/2139380 |
Ejemplares similares
-
Radiation-tolerant all-digital clock generators for HEP applications
por: Biereigel, S, et al.
Publicado: (2023) -
Methods for clock signal characterization using FPGA resources
por: Biereigel, S, et al.
Publicado: (2020) -
A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
por: Prinzie, Jeffrey, et al.
Publicado: (2019) -
A 2.56 GHz Radiation Hard Phase Locked Loop ASIC for High Speed Serial Communication Links
por: Prinzie, Jeffrey, et al.
Publicado: (2018) -
A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)