Cargando…

65 nm CMOS analog front-end for pixel detectors at the HL-LHC

This work is concerned with the design and the experimental characterization of analog front-end electronics conceived for experiments with unprecedented particle rates and radiation levels at future high-energy physics colliders. A prototype chip integrating different test structures has been submi...

Descripción completa

Detalles Bibliográficos
Autores principales:	Gaioni, L, De Canio, F, Manghisoni, M, Ratti, L, Re, V, Traversi, G
Lenguaje:	eng
Publicado:	2016
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1088/1748-0221/11/02/C02049 http://cds.cern.ch/record/2266415

Ejemplares similares

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

An asynchronous front-end channel for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2016)

Test results of the CHIPIX65 asynchronous front-end for the HL-LHC experiment upgrades
por: Gaioni, Luigi; De Canio, Francesco; Manghisoni, Massimo; Ratti, Lodovico; Re, Valerio; Traversi, Gianluca
Publicado: (2018)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Algorithms for Threshold Dispersion Minimization of the CHIPIX65 Asynchronous Front-End
por: Sonzogni, Mauro, et al.
Publicado: (2019)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors
por: Gaioni, L, et al.
Publicado: (2018)

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor
por: Gaioni, L., et al.
Publicado: (2019)

A synchronous analog very front-end in 65 nm CMOS with local fast ToT encoding for pixel detectors at HL-LHC
por: Monteil, Ennio, et al.
Publicado: (2017)

0.13 $\mu$m CMOS technologies for Analog Front-end Circuits in LHC detector upgrades
por: Manghisoni, Massimo, et al.
Publicado: (2005)

A 65 nm CMOS analog processor with zero dead time for future pixel detectors
por: Gaioni, L, et al.
Publicado: (2017)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

Results from CHIPIX-FE0, a small-scale prototype of a new generation pixel readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, Luca, et al.
Publicado: (2017)

MAPS in 130 nm triple well CMOS technology for HEP applications
por: Pozzati, E, et al.
Publicado: (2007)

Low-power clock distribution circuits for the Macro Pixel ASIC
por: Gaioni, L, et al.
Publicado: (2015)

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors
por: Gaioni, L, et al.
Publicado: (2008)

Evaluation of 65nm technology for CLIC pixel front-end
por: Valerio, P, et al.
Publicado: (2011)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

Macro Pixel ASIC (MPA): The readout ASIC for the pixel-strip (PS) module of the CMS outer tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2014)

A low-power low-noise synchronous pixel front-end chain in 65 nm CMOS technology with local fast ToT encoding and autozeroing for extreme rate and radiation at HL-LHC
por: Pacher, Luca, et al.
Publicado: (2016)

Recent progress in the development of 3D deep n-well CMOS MAPS
por: Traversi, Gianluca, et al.
Publicado: (2012)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

An experimental 10 MHz low power CMOS analog front-end for pixel detectors
por: Krummenacher, F, et al.
Publicado: (1990)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

CMS analog front-end: simulations and measurements
por: Gaioni, Luigi, et al.
Publicado: (2020)

Design of low-power, low-voltage, differential I/O links for High Energy Physics applications
por: Traversi, G, et al.
Publicado: (2015)

CMOS Pixel Development for the ATLAS Experiment at HL-LHC
por: Gaudiello, Andrea
Publicado: (2017)

CMOS pixel development for the ATLAS experiment at HL-LHC
por: Rimoldi, Marco
Publicado: (2017)

CMOS Pixel Development for the ATLAS Experiment at HL-LHC
por: Ristic, Branislav
Publicado: (2017)

CMOS pixel development for the ATLAS experiment at HL-LHC
por: Risti{c}, Branislav
Publicado: (2017)

CMOS MAPS in a Homogeneous 3D Process for Charged Particle Tracking
por: Manazza, A, et al.
Publicado: (2014)

A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
por: Piro, F, et al.
Publicado: (2023)

Cannot write session to /tmp/vufind_sessions/sess_u5pu6ag3dktc4kcprn8ue42143