Cargando…
GBT link testing and performance measurement on PCIe40 and AMC40 custom design FPGA boards
The high-energy physics experiments at the CERN's Large Hadron Collider (LHC) are preparing for Run3, which is foreseen to start in the year 2021. Data from the high radiation environment of the detector front-end electronics are transported to the data processing units, located in low radiatio...
Autores principales: | Mitra, Jubin, Khan, Shuaib A, Marin, Manoel Barros, Cachemiche, Jean-Pierre, David, Erno, Hachon, Fr, Rethore, Fr, Kiss, Tivadar, Baron, Sophie, Kluge, Alex, Nayak, Tapan K |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/11/03/C03039 http://cds.cern.ch/record/2253305 |
Ejemplares similares
-
PCIe40: A Common Readout Board for LHCb and ALICE
por: Cachemiche, Jean-Pierre
Publicado: (2018) -
The PCIe-based readout system for the LHCb experiment
por: Cachemiche, J P, et al.
Publicado: (2016) -
Trigger and Timing Distributions using the TTC-PON and GBT Bridge Connection in ALICE for the LHC Run 3 Upgrade
por: Mitra, Jubin, et al.
Publicado: (2018) -
A potent approach for the development of FPGA based DAQ system for HEP experiments
por: Khan, Shuaib Ahmad, et al.
Publicado: (2017) -
Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010)