Cargando…
The VeloPix ASIC
VeloPix, a 130 nm CMOS technology chip with data driven and zero suppressed readout, will be used as a readout chip for the hybrid pixel system of the LHCb Vertex Locator (VELO) upgrade. The upgrade, scheduled for LHC Run-3, will enable the experiment to be read out at 40 MHz in trigger-less mode, w...
Autores principales: | Poikela, Tuomas, Ballabriga, R, Buytaert, J, Llopart, X, Wong, W, Campbell, M, Wyllie, K, van Beuzekom, M, Schipper, J, Miryala, S, Gromov, V |
---|---|
Lenguaje: | eng |
Publicado: |
2017
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/12/01/C01070 http://cds.cern.ch/record/2275005 |
Ejemplares similares
-
VeloPix: the pixel ASIC for the LHCb upgrade
por: Poikela, Tuomas, et al.
Publicado: (2015) -
VeloPix ASIC development for LHCb VELO upgrade
por: van Beuzekom, M, et al.
Publicado: (2013) -
The VeloPix ASIC
por: Poikela, Tuomas Sakari
Publicado: (2016) -
VeloPix : The Pixel ASIC for the LHCb VELO Upgrade
por: Poikela, Tuomas
Publicado: (2014) -
The VeloPix ASIC for the LHCb VELO Upgrade
por: Llopart Cudie, Xavi
Publicado: (2016)