Cargando…

A 65 nm CMOS analog processor with zero dead time for future pixel detectors

Next generation pixel chips at the High-Luminosity (HL) LHC will be exposed to extremely high levels of radiation and particle rates. In the so-called Phase II upgrade, ATLAS and CMS will need a completely new tracker detector, complying with the very demanding operating conditions and the delivered...

Descripción completa

Detalles Bibliográficos
Autores principales:	Gaioni, L, Braga, D, Christian, D C, Deptuch, G, Fahim, F, Nodari, B, Ratti, L, Re, V, Zimmerman, T
Lenguaje:	eng
Publicado:	2017
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1016/j.nima.2016.04.053 http://cds.cern.ch/record/2291592

Ejemplares similares

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors
por: Gaioni, L, et al.
Publicado: (2018)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 nm CMOS
por: Vogt, M., et al.
Publicado: (2017)

A synchronous analog very front-end in 65 nm CMOS with local fast ToT encoding for pixel detectors at HL-LHC
por: Monteil, Ennio, et al.
Publicado: (2017)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

HARP: hierarchical analog readout processor with analog pipelining in CMOS
por: Anghinolfi, Francis, et al.
Publicado: (1990)

Results from CHIPIX-FE0, a small-scale prototype of a new generation pixel readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, Luca, et al.
Publicado: (2017)

Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology
por: Bugiel, Szymon, et al.
Publicado: (2022)

Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013)

First measurements with monolithic active pixel test structures produced in a 65 nm CMOS process
por: Buckland, M.
Publicado: (2023)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

Design and readout architecture of a monolithic binary active pixel sensor in TPSCo 65 nm CMOS imaging technology
por: Cecconi, L, et al.
Publicado: (2023)

Monolithic pixel development in 180 nm CMOS for the outer pixel layers in the ATLAS experiment
por: Kugathasan, Thanushan, et al.
Publicado: (2017)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

Monolithic pixel development in TowerJazz 180 nm CMOS for the outer pixel layers in the ATLAS experiment
por: Berdalovic, I, et al.
Publicado: (2018)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

Depleted Monolithic Active Pixel Sensors in the LFoundry 150 nm and TowerJazz 180 nm CMOS Technologies
por: Wang, T, et al.
Publicado: (2020)

Monolithic pixel development in TowerJazz 180 nm CMOS for the outer pixel layers in the ATLAS experiment
por: Pernegger, H
Publicado: (2019)

MAPS in 130 nm triple well CMOS technology for HEP applications
por: Pozzati, E, et al.
Publicado: (2007)

Evaluation of 65nm technology for CLIC pixel front-end
por: Valerio, P, et al.
Publicado: (2011)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

Low noise analog CMOS signal processor with a large dynamic range for silicon calorimeters
por: Beuville, E, et al.
Publicado: (1991)

Cannot write session to /tmp/vufind_sessions/sess_hlqrek6t5ov13n2djvk5988ja3