Cargando…

Advanced power analysis methodology targeted to the optimization of a digital pixel readout chip design and its critical serial powering system

A dedicated power analysis methodology, based on modern digital design tools and integrated with the VEPIX53 simulation framework developed within RD53 collaboration, is being used to guide vital choices for the design and optimization of the next generation ATLAS and CMS pixel chips and their criti...

Descripción completa

Detalles Bibliográficos
Autores principales:	Marconi, S, Orfanelli, S, Karagounis, M, Hemperek, T, Christiansen, J, Placidi, P
Lenguaje:	eng
Publicado:	2017
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1088/1748-0221/12/02/C02017 http://cds.cern.ch/record/2275132

Ejemplares similares

Simulation of digital pixel readout chip architectures with the RD53 SystemVerilog-UVM verification environment using Monte Carlo physics data
por: Conti, E, et al.
Publicado: (2016)

The RD53 Collaboration's SystemVerilog-UVM Simulation Framework and its General Applicability to Design of Advanced Pixel Readout Chips
por: Marconi, S., et al.
Publicado: (2014)

A UVM simulation environment for the study, optimization and verification of HL-LHC digital pixel readout chips
por: Marconi, Sara, et al.
Publicado: (2018)

Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
por: Conti, Elia, et al.
Publicado: (2017)

A SystemVerilog-UVM Methodology for the Design, Simulation and Verification of Complex Readout Chips in High Energy Physics Applications
por: Marconi, Sara, et al.
Publicado: (2017)

System level serial powering studies of RD53A chip
por: Pradas Luengo, Alvaro, et al.
Publicado: (2019)

Serial powering optimization for CMS and ATLAS pixel detectors within RD53 collaboration for HL-LHC: system level simulations and testing
por: Orfanelli, Stella, et al.
Publicado: (2017)

Serial Powering for Pixel Upgrades
por: Orfanelli, Stella
Publicado: (2018)

Digital Power Consumption Estimations for CHIPIX65 Pixel Readout Chip
por: Marcotulli, Andrea
Publicado: (2016)

Low power discriminator for ATLAS pixel chip
por: Menouni, M, et al.
Publicado: (2009)

Low-power optimisation of a pixel array architecture for next generation High Energy Physics detectors
por: Marconi, Sara, et al.
Publicado: (2017)

Pixel chip architecture optimization based on a simplified statistical and analytical model
por: Conti, E., et al.
Publicado: (2014)

SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013)

Prototype Chip for a Control System in a Serial Powered Pixel Detector at the ATLAS Phase II Upgrade
por: Lehmann, Niklaus, et al.
Publicado: (2018)

Serial powering of pixel modules
por: Stockmanns, Tobias, et al.
Publicado: (2003)

A serial powering scheme for the ATLAS pixel detector at sLHC
por: Gonella, L, et al.
Publicado: (2010)

Performance evaluation of a serially powered pixel detector prototype for the HL-LHC
por: Gonella, L, et al.
Publicado: (2017)

Digital column readout architectures for hybrid pixel detector readout chips
por: Poikela, T, et al.
Publicado: (2014)

Characterization and verification of the Shunt-LDO regulator and its protection circuits for serial powering of the ATLAS and CMS pixel detectors
por: Kampkötter, Jeremias, et al.
Publicado: (2022)

The FE-I4 Pixel Readout Chip and the IBL Module
por: Barbero, Marlon, et al.
Publicado: (2011)

Readout Architecture for Hybrid Pixel Readout Chips
por: Poikela, Tuomas Sakari
Publicado: (2015)

Serial powering for ATLAS ITk pixel modules
por: Chan, Jay
Publicado: (2023)

Realisation of serial powering of ATLAS pixel modules
por: Stockmanns, Tobias, et al.
Publicado: (2004)

Design and performance of the CMS pixel readout chip
por: Kästli, H C
Publicado: (2002)

ALICE pixel readout chip with 8192 readout channels
Publicado: (2001)

Characterization and Verification Environment for the RD53A Pixel Readout Chip in 65 nm CMOS
por: Vogt, M., et al.
Publicado: (2017)

Pixel readout chip for the ATLAS experiment
por: Ackers, M, et al.
Publicado: (1999)

Concept, realization and characterization of serially powered pixel modules
por: Ta, D B, et al.
Publicado: (2006)

Prototyping Serial Powering for the ATLAS ITk Pixel Detector
por: Senger, Thomas Christian
Publicado: (2022)

Design and Performance of the CMS Pixel Detector Readout Chip
por: Kastli, H.Chr., et al.
Publicado: (2005)

Design and Verification of Digital Architecture of 65K Pixel Readout Chip for High-Energy Physics
por: Poikela, Tuomas
Publicado: (2010)

Readout chip for the CMS pixel detector upgrade
por: Rossini, Marco
Publicado: (2014)

Characterization of the Medipix3 pixel readout chip
por: Ballabriga, R, et al.
Publicado: (2011)

Readout chip development for the ATLAS pixel detector
por: Kühl, T
Publicado: (1998)

FPIX1: An Advanced pixel readout chip
por: Mekkaoui, A, et al.
Publicado: (1999)

Serial powering in four-chip prototype RD53A modules for Phase 2 upgrade of the CMS pixel detector
por: Perovic, Vasilije
Publicado: (2020)

The FE-I4 Pixel Readout Integrated Circuit
por: Garcia-Sciveres, M, et al.
Publicado: (2010)

FE-I4 ATLAS pixel chip design
por: Barbero, Marlon, et al.
Publicado: (2010)

A serial powering pixel stave prototype for the ATLAS ITk upgrade
por: Filimonov, V, et al.
Publicado: (2017)

Shunt Regulator for the Serial Powering of the ATLAS CMOS Pixel Detector Modules
por: Habib, A, et al.
Publicado: (2020)

Cannot write session to /tmp/vufind_sessions/sess_pomhcdrjruij9k47ej3la90v0j