Cargando…
Implementation of I2C bus master controller for CRU Slow Control in ALICE at LHC
Autores principales: | Khan, Shuaib Ahmad, Costa, Filippo, David, Erno, Mitra, Jubin, Kiss, Tivadar, Mukherjee, S, Paul, Rourab, Das, Tushar K, Chakrabarti, A, Nayak, T K |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2277679 |
Ejemplares similares
-
Trigger and Timing Distributions using the TTC-PON and GBT Bridge Connection in ALICE for the LHC Run 3 Upgrade
por: Mitra, Jubin, et al.
Publicado: (2018) -
Channel Processor in 2D Cluster Finding Algorithm for High Energy Physics Application
por: Paul, Rourab, et al.
Publicado: (2016) -
Common Readout Unit (CRU) - A new readout architecture for the ALICE experiment
por: Mitra, J, et al.
Publicado: (2016) -
A potent approach for the development of FPGA based DAQ system for HEP experiments
por: Khan, Shuaib Ahmad, et al.
Publicado: (2017) -
Versatile firmware for the Common Readout Unit (CRU) of the LHC ALICE experiment
por: Bourrion, O., et al.
Publicado: (2019)