Cargando…

Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework

A large scale demonstrator pixel readout chip is currently being designed by the RD53 Collaboration, with the goal of proving the suitability of 65 nm technology for the extreme operating conditions associated to the High Luminosity upgrades of the ATLAS and CMS experiments at the Large Hadron Colli...

Descripción completa

Detalles Bibliográficos
Autores principales: Conti, Elia, Marconi, Sara, Hemperek, Tomasz, Christiansen, J⊘rgen, Placidi, Pisana
Lenguaje:eng
Publicado: 2017
Materias:
Acceso en línea:https://dx.doi.org/10.1109/NSSMIC.2016.8069646
http://cds.cern.ch/record/2623947
_version_ 1780958794715496448
author Conti, Elia
Marconi, Sara
Hemperek, Tomasz
Christiansen, J⊘rgen
Placidi, Pisana
author_facet Conti, Elia
Marconi, Sara
Hemperek, Tomasz
Christiansen, J⊘rgen
Placidi, Pisana
author_sort Conti, Elia
collection CERN
description A large scale demonstrator pixel readout chip is currently being designed by the RD53 Collaboration, with the goal of proving the suitability of 65 nm technology for the extreme operating conditions associated to the High Luminosity upgrades of the ATLAS and CMS experiments at the Large Hadron Collider. The VEPIX53 simulation and verification environment was developed in order to support the chip design flow at different steps, from architectural modeling and optimization to final design verification, thanks to the flexibility and reusability of System Verilog and the Universal Verification Methodology (UVM) library. In this work a test case of VEPIX53 is presented where an existing digital pixel architecture, already implemented in a small scale prototype chip, is simulated for evaluating whether it satisfies the specifications of the large scale demonstrator chip. The architecture inefficiency was measured by the analysis components of the environment, with respect to different models of analog front-ends and different pixel hit memory sizes, showing possible solutions for optimization.
id oai-inspirehep.net-1637907
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2017
record_format invenio
spelling oai-inspirehep.net-16379072019-09-30T06:29:59Zdoi:10.1109/NSSMIC.2016.8069646http://cds.cern.ch/record/2623947engConti, EliaMarconi, SaraHemperek, TomaszChristiansen, J⊘rgenPlacidi, PisanaPerformance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation frameworkDetectors and Experimental TechniquesA large scale demonstrator pixel readout chip is currently being designed by the RD53 Collaboration, with the goal of proving the suitability of 65 nm technology for the extreme operating conditions associated to the High Luminosity upgrades of the ATLAS and CMS experiments at the Large Hadron Collider. The VEPIX53 simulation and verification environment was developed in order to support the chip design flow at different steps, from architectural modeling and optimization to final design verification, thanks to the flexibility and reusability of System Verilog and the Universal Verification Methodology (UVM) library. In this work a test case of VEPIX53 is presented where an existing digital pixel architecture, already implemented in a small scale prototype chip, is simulated for evaluating whether it satisfies the specifications of the large scale demonstrator chip. The architecture inefficiency was measured by the analysis components of the environment, with respect to different models of analog front-ends and different pixel hit memory sizes, showing possible solutions for optimization.oai:inspirehep.net:16379072017
spellingShingle Detectors and Experimental Techniques
Conti, Elia
Marconi, Sara
Hemperek, Tomasz
Christiansen, J⊘rgen
Placidi, Pisana
Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
title Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
title_full Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
title_fullStr Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
title_full_unstemmed Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
title_short Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
title_sort performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable uvm simulation framework
topic Detectors and Experimental Techniques
url https://dx.doi.org/10.1109/NSSMIC.2016.8069646
http://cds.cern.ch/record/2623947
work_keys_str_mv AT contielia performanceevaluationofdigitalpixelreadoutchiparchitectureoperatingatveryhighratethroughareusableuvmsimulationframework
AT marconisara performanceevaluationofdigitalpixelreadoutchiparchitectureoperatingatveryhighratethroughareusableuvmsimulationframework
AT hemperektomasz performanceevaluationofdigitalpixelreadoutchiparchitectureoperatingatveryhighratethroughareusableuvmsimulationframework
AT christiansenjrgen performanceevaluationofdigitalpixelreadoutchiparchitectureoperatingatveryhighratethroughareusableuvmsimulationframework
AT placidipisana performanceevaluationofdigitalpixelreadoutchiparchitectureoperatingatveryhighratethroughareusableuvmsimulationframework