Cargando…
Fixed-latency gigabit serial links in a Xilinx FPGA for the upgrade of the muon spectrometer at the ATLAS experiment
We present an implementation of fixed-latency gigabit serial links in a low-cost Xilinx field-programmable gate array. The implementation is targeted for a data packet router in the upgrade of the ATLAS muon spectrometer. The router serves as a packet switch. It handles up to 12 serial inputs at 4.8...
Autores principales: | Wang, Jinhong, Hu, Xueye, Pinkham, Reid, Hou, Suen, Schwarz, Thomas, Zhu, Junjie, Chapman, J W, Zhou, Bing |
---|---|
Lenguaje: | eng |
Publicado: |
2018
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1109/TNS.2017.2784411 http://cds.cern.ch/record/2310129 |
Ejemplares similares
-
FPGA Implementation of a Fixed Latency Scheme in a Signal Packet Router for the Upgrade of ATLAS Forward Muon Trigger Electronics
por: Wang, Jinhong, et al.
Publicado: (2015) -
Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010) -
Design of a Trigger Data Serializer ASIC for the Upgrade of the ATLAS Forward Muon Spectrometer
por: Wang, Jinhong, et al.
Publicado: (2017) -
Automatic Testing of the Trigger Data Serializer ASIC for the Upgrade of the ATLAS Muon Spectrometer
por: Pinkham, Reid
Publicado: (2017) -
A signal packet router for the upgrade of the Muon spectrometer at the ATLAS experiment
por: Hu, Xueye, et al.
Publicado: (2022)