Cargando…

Implementation of the fourth level trigger of DELPHI on alpha AXP RISC processor

Detalles Bibliográficos
Autores principales:	Augutinus, A, Gavillet, Ph, Laugier, J Ph
Lenguaje:	eng
Publicado:	1996
Acceso en línea:	http://cds.cern.ch/record/2625561

Ejemplares similares

The Fourth Level Trigger of DELPHI
por: Bouquet, B, et al.
Publicado: (1993)

A VME RISC processor farm for third level triggering
por: Duval, P Y, et al.
Publicado: (1992)

A blocked implementation of level 3 BLAS for RISC processors
por: Daydé, M J, et al.
Publicado: (1996)

SCI with DSPs and RISC Processors for LHC 2nd Level Triggering
por: Clarke, P E L, et al.
Publicado: (1994)

High Performance CISC, RISC and VLIW Processors
por: Rao, G S
Publicado: (1992)

The DELPHI Crate Processor Software User's Manual (v 5.4)
por: Charpentier, Ph
Publicado: (1992)

ECC Memory for Fault Tolerant RISC-V Processors
por: Dörflinger, Alexander, et al.
Publicado: (2020)

CISC vs RISC: Bridging the Processor ArchitectuSoftware Gap
por: Vajda, F
Publicado: (1995)

Simulation of First Level Trigger
por: Gavillet, Ph, et al.
Publicado: (1985)

FDAS, A Fastbus Data Acquisition package for DELPHI
por: Gavillet, Ph, et al.
Publicado: (1987)

Identification and molecular characterization of bacteriophage phiAxp-2 of Achromobacter xylosoxidans
por: Li, Erna, et al.
Publicado: (2016)

The Contiguity Processor for DELPHI
por: DELPHI Collaboration
Publicado: (1983)

Terminals/Graphics Terminals/Work-Station/P.C., Needs in DELPHI
por: Gavillet, Ph, et al.
Publicado: (1984)

RisCO2: Implementation and Performance Evaluation of RISC-V Processors for Low-Power CO(2) Concentration Sensing
por: Núñez-Prieto, Ricardo, et al.
Publicado: (2023)

A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System
por: Zhang, Haifeng, et al.
Publicado: (2021)

Architecture of the DELPHI on-line Data Acquision Control System
por: Franek, B, et al.
Publicado: (2018)

The DELPHI Trigger Control System Zeus and Pandora
por: Cerrito, L, et al.
Publicado: (1986)

Characterization of a novel Achromobacter xylosoxidans specific siphoviruse: phiAxp-1
por: Li, Erna, et al.
Publicado: (2016)

The ATLAS Level-1 Calorimeter Trigger: PreProcessor implementation and performance
por: Asman, B, et al.
Publicado: (2012)

Upgrades in the DELPHI Central Trigger System
por: Canale, V, et al.
Publicado: (2000)

The ALEPH Second Level Trigger Processor
por: Strong, J
Publicado: (1988)

VMEbus-based data acquisition with real-time UNIX on CISC and RISC processors: some performance measurements
por: Petersen, J, et al.
Publicado: (1992)

Characterization of Tail Sheath Protein of N4-Like Phage phiAxp-3
por: Zhang, Zheng, et al.
Publicado: (2018)

PAC (PAttern Comparator) trigger processor - VLSI implementation
por: Górski, M, et al.
Publicado: (1996)

The DELPHI trigger system at LEP2 Energies
por: Augustinus, A, et al.
Publicado: (2003)

The DELPHI Trigger System at LEP2 Energies
por: Augustinus, A, et al.
Publicado: (2002)

The DELPHI trigger system at LEP2 Energies
por: Augustinus, A, et al.
Publicado: (2003)

Error Reporting for Embedded Processors- User's Manual
por: Gaspar, C, et al.
Publicado: (1992)

Isolation and molecular characterisation of Achromobacter phage phiAxp-3, an N4-like bacteriophage
por: Ma, Yanyan, et al.
Publicado: (2016)

The ATLAS Level-1 Central Trigger Processor
por: Pauly, T, et al.
Publicado: (2005)

Implementation of a PC-based Level 0 Trigger Processor for the NA62 Experiment
por: Pivanti, M, et al.
Publicado: (2014)

Vlsi chip design with the hardware description language VERILOG: an introduction based on a large RISC processor design
por: Golze, Ulrich, et al.
Publicado: (1996)

The DELPHI online cluster
por: Boone, F, et al.
Publicado: (1996)

Reward-based learning under hardware constraints—using a RISC processor embedded in a neuromorphic substrate
por: Friedmann, Simon, et al.
Publicado: (2013)

A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications
por: Xue, Xiaoyong, et al.
Publicado: (2019)

PANDORA, F6865, (The DELPHI local trigger supervisor) User manual
por: Cairanti, S, et al.
Publicado: (1989)

First level central trigger processor for LHC experiments
por: Buyanov, O. V., et al.
Publicado: (1994)

The ATLAS Level-1 Central Trigger Processor (CTP)
por: Spiwoks, Ralf, et al.
Publicado: (2005)

The Trigger Processor and Trigger Processor Algorithms for the ATLAS New Small Wheel Upgrade
por: Lazovich, Tomo
Publicado: (2015)

The ATLAS Level-1 calorimeter Trigger Pre-Processor
por: Hanke, P, et al.
Publicado: (1999)

Cannot write session to /tmp/vufind_sessions/sess_h2mloniojo5hghbb3qee2nfiki