A Real-Time Demonstrator for Track Reconstruction in the CMS L1 Track-Trigger System Based on Custom Associative Memories and High-Performance FPGAs

A Real-Time demonstrator based on the ATCA Pulsar-IIB custom board and on the Pattern Recognition Mezzanine (PRM) board has been developed as a flexible platform to test and characterize low-latency algorithms for track reconstruction and L1 Trigger generation in future High Energy Physics experimen...

Descripción completa

Detalles Bibliográficos
Autores principales: Fedi, Giacomo, Palla, Fabrizio, Gentsos, Christos, Magalotti, Daniel, Modak, Atanu, Bilei, Gian Mario, Roy Chowdhury, Suvankar, Checcucci, Bruno, Tcherniakhovski, Denis, Galbit, Geoffrey Christian, Baulieu, Guillaume, Balzer, Matthias Norbert, Sander, Oliver, Viret, Sebastien, Storchi, Loriano, Magazzu, Guido
Lenguaje:eng
Publicado: SISSA 2018
Materias:
Detectors and Experimental Techniques
Acceso en línea:https://dx.doi.org/10.22323/1.313.0138
http://cds.cern.ch/record/2673659
Descripción
Sumario:A Real-Time demonstrator based on the ATCA Pulsar-IIB custom board and on the Pattern Recognition Mezzanine (PRM) board has been developed as a flexible platform to test and characterize low-latency algorithms for track reconstruction and L1 Trigger generation in future High Energy Physics experiments. The demonstrator has been extensively used to test and characterize the Track-Trigger algorithms and architecture based on the use of the Associative Memory ASICs and of the PRM cards. The flexibility of the demonstrator makes it suitable to explore other solutions fully based on high-performance FPGA device.

Ejemplares similares