Cargando…

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology

This paper presents a compact low-power 4 × 10 Gb/s quad-driver module for vertical-cavity surface-emitting laser (VCSEL) arrays in a 65-nm CMOS technology. The side-by-side drivers can be directly wire bonded to the VCSEL diode array, supporting up to four channels. To increase the bandwidth of the...

Descripción completa

Detalles Bibliográficos
Autores principales:	Zeng, Zhiyao, Sun, Kexu, Wang, Guanhua, Zhang, Tao, Kulis, Szymon, Gui, Ping, Moreira, Paulo
Lenguaje:	eng
Publicado:	2017
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1109/TNS.2017.2702064 http://cds.cern.ch/record/2315739

Ejemplares similares

Developments of two 4 × 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments
por: Guo, D, et al.
Publicado: (2017)

GBLD10+: a compact low-power 10 Gb/s VCSEL driver
por: Zhang, T, et al.
Publicado: (2016)

10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS
por: Zhang, Tao, et al.
Publicado: (2016)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

A novel quad-channel 10 Gbps CMOS VCSEL array driver with integrated charge pumps
por: Huang, X., et al.
Publicado: (2020)

A 4-Channel 10-Gbps/ch CMOS VCSEL Array Driver with on-chip Charge Pumps
por: Huang, X., et al.
Publicado: (2020)

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
por: Kulis, Szymon, et al.
Publicado: (2019)

LDQ10: a compact ultra low-power radiation-hard 4 × 10 Gb/s driver array
por: Zeng, Z, et al.
Publicado: (2017)

QTIA, a 2.5 or 10 Gbps 4-channel array optical receiver ASIC in a 65 nm CMOS technology
por: Sun, H., et al.
Publicado: (2021)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2019)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
por: Prinzie, Jeffrey, et al.
Publicado: (2019)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology
por: Piro, F, et al.
Publicado: (2023)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

A 10 Gb/s laser driver in 130 nm CMOS technology for high energy physics applications
por: Zhang, T, et al.
Publicado: (2015)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

Electrically Parallel Three-Element 980 nm VCSEL Arrays with Ternary and Binary Bottom DBR Mirror Layers
por: Haghighi, Nasibeh, et al.
Publicado: (2021)

Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology
por: Bugiel, Szymon, et al.
Publicado: (2022)

An X-band Bi-Directional Transmit/Receive Module for a Phased Array System in 65-nm CMOS
por: Nguyen, Van-Viet, et al.
Publicado: (2018)

VCSEL Reliability in ATLAS and development of robust arrays
por: Weidberg, A R
Publicado: (2011)

Study of the Radiation Hardness of VCSEL and PIN Arrays
por: Gan, K.K., et al.
Publicado: (2009)

A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology
por: Sourikopoulos, Ilias, et al.
Publicado: (2017)

A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

High Gain, Low Noise and Power Transimpedance Amplifier Based on Second Generation Voltage Conveyor in 65 nm CMOS Technology
por: García-Montesdeoca, José C., et al.
Publicado: (2022)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

Highly efficient thin-film 930 nm VCSEL on PDMS for biomedical applications
por: Kwon, Ohdo, et al.
Publicado: (2023)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

Cannot write session to /tmp/vufind_sessions/sess_34bajrhnsucrm6h9telkdmjjt3