Cargando…

Investigation of Scaling and Temperature Effects in Total Ionizing Dose (TID) Experiments in 65 nm CMOS

Ten-fold radiation levels are expected in the upgrade of the High-Luminosity Large Hadron Collider (HL-LHC) at CERN. Bulk silicon CMOS at 65 nm offers appreciable advantages among cost, performance, and resilience to high Total Ionizing Dose (TID). In the present paper, geometrical scaling of key an...

Descripción completa

Detalles Bibliográficos
Autores principales:	Chevas, Loukas, Nikolaou, Aristeidis, Bucher, Matthias, Makris, Nikolaos, Papadopoulou, Alexia, Zografos, Apostolos, Borghello, Giulio, Koch, Henri D, Faccio, Federico
Lenguaje:	eng
Publicado:	2018
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.23919/MIXDES.2018.8436809 http://cds.cern.ch/record/2646284

Ejemplares similares

Extending a 65nm CMOS process design kit for high total ionizing dose effects
por: Nikolaou, Aristeidis, et al.
Publicado: (2018)

Forward and Reverse Operation of Enclosed-Gate MOSFETs and Sensitivity to High Total Ionizing Dose
por: Nikolaou, Aristeidis, et al.
Publicado: (2019)

Effects of Bias and Temperature on the Dose-Rate Sensitivity of 65-nm CMOS Transistors
por: Borghello, Giulio, et al.
Publicado: (2021)

Plans for the evaluation of the TID tolerance in 65nm and below
por: Faccio, Federico
Publicado: (2018)

Characterization and Modeling of Gigarad-TID-Induced Drain Leakage Current of 28-nm Bulk MOSFETs
por: Zhang, Chun-Min, et al.
Publicado: (2018)

Comparison of a 65 nm CMOS Ring- and LC-Oscillator Based PLL in Terms of TID and SEU Sensitivity
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

TID and SEU performance of a commercial 013 $\mu$ m CMOS technology
por: Hänsler, Kurt, et al.
Publicado: (2004)

Ionizing radiation effects in nanoscale CMOS technologies exposed to ultra-high doses
por: Borghello, Giulio
Publicado: (2019)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

Influence of LDD Spacers and H$^+$ Transport on the Total-Ionizing-Dose Response of 65-nm MOSFETs Irradiated to Ultrahigh Doses
por: Faccio, Federico, et al.
Publicado: (2017)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Charge Buildup and Spatial Distribution of Interface Traps in 65-nm pMOSFETs Irradiated to Ultrahigh Doses
por: Bonaldo, Stefano, et al.
Publicado: (2019)

Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses
por: Borghello, Giulio, et al.
Publicado: (2018)

Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
por: Gonella, L, et al.
Publicado: (2007)

Characterization of GigaRad Total Ionizing Dose and Annealing Effects on 28-nm Bulk MOSFETs
por: Zhang, Chun-Min, et al.
Publicado: (2017)

130nm TSMC / GF TID+SEU experience
por: Gonella, Laura, et al.
Publicado: (2020)

Measurements of total ionizing dose effects in TPSCo 65 nm and influence of NMOS bulk bias
por: Dorda Martin, A, et al.
Publicado: (2023)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Impact of GigaRad Ionizing Dose on 28 nm bulk MOSFETs for future HL-LHC
por: Pezzotta, A, et al.
Publicado: (2016)

GigaRad total ionizing dose and post-irradiation effects on 28 nm bulk MOSFETs
por: Zhang, C M, et al.
Publicado: (2017)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

Total Ionizing Dose effects on 28nm CMOS Technology
por: Enz, Christian
Publicado: (2018)

Optimization of a 65 nm CMOS imaging process for monolithic CMOS sensors for high energy physics
por: Rinella, G Aglieri, et al.
Publicado: (2023)

Bias Dependence of Total Ionizing Dose Effects on 28-nm Bulk MOSFETs
por: Zhang, Chun-Min, et al.
Publicado: (2019)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

Design of an analog monolithic pixel sensor prototype in TPSCo 65 nm CMOS imaging technology
por: Deng, W, et al.
Publicado: (2023)

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Digital Pixel Test Structures implemented in a 65 nm CMOS process
por: Rinella, Gianluca Aglieri, et al.
Publicado: (2022)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS
por: Wang, Jialei, et al.
Publicado: (2021)

Generic Analog 8 Bit DAC IP Block in 28nm CMOS for the High Energy Physics Community
por: Piller, Markus, et al.
Publicado: (2022)

Effects of Ultra-High Total Ionizing Dose in Nanoscale Bulk CMOS Technologies
por: Koch, Henri Dariusz
Publicado: (2018)

A High-Resolution Clock Phase-Shifter in a 65 nm CMOS Technology
por: Yang, Dongxu, et al.
Publicado: (2018)

A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology
por: Zeng, Zhiyao, et al.
Publicado: (2017)

A 4-fJ/Spike Artificial Neuron in 65 nm CMOS Technology
por: Sourikopoulos, Ilias, et al.
Publicado: (2017)

Cannot write session to /tmp/vufind_sessions/sess_ta40on9km1l9v39s16smos8r1k