Cargando…

Optimal Physical Implementation of Radiation Tolerant High-Speed Digital Integrated Circuits in Deep-Submicron Technologies

This paper presents a novel scalable physical implementation method for high-speed Triple Modular Redundant (TMR) digital integrated circuits in radiation-hard designs. The implementation uses a distributed placement strategy compared to a commonly used bulk 3-bank constraining method. TMR netlist i...

Descripción completa

Detalles Bibliográficos
Autores principales:	Prinzie, Jeffrey, Appels, Karel, Kulis, Szymon
Lenguaje:	eng
Publicado:	2019
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.3390/electronics8040432 http://cds.cern.ch/record/2692479

Ejemplares similares

Radiation-Tolerant Digitally Controlled Ring Oscillator in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2022)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2019)

A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS
por: Prinzie, Jeffrey, et al.
Publicado: (2019)

Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects
por: Anelli, G, et al.
Publicado: (1999)

Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Radiation-tolerant all-digital clock generators for HEP applications
por: Biereigel, S, et al.
Publicado: (2023)

Radiation hard true single-phase-clock logic for high-speed circuits in 28 nm CMOS
por: Klekotko, A, et al.
Publicado: (2023)

Total dose behavior of submicron and deep submicron CMOS technologies
por: Anelli, G, et al.
Publicado: (1997)

Deep submicron technologies for HEP
por: Marchioro, A
Publicado: (1998)

Radiation tolerance evaluation of the ATLAS RPC coincidence matrix submicron technology
por: Gennari, E, et al.
Publicado: (2000)

Stochastic process variation in deep-submicron CMOS: circuits and algorithms
por: Zjajo, Amir
Publicado: (2014)

Deep submicron CMOS technologies for the LHC experiments
por: Jarron, Pierre, et al.
Publicado: (1999)

All-digital frequency synthesizer in deep-submicron CMOS
por: Staszewski, Robert Bogdan, et al.
Publicado: (2006)

Source Switched Charge-Pump PLLs for High-Dose Radiation Environments
por: Prinzie, Jeffrey, et al.
Publicado: (2023)

Fabrication Process for Deep Submicron SQUID Circuits with Three Independent Niobium Layers
por: Wolter, Silke, et al.
Publicado: (2021)

Characterization of radiation effects in 65 nm digital circuits with the DRAD digital radiation test chip
por: Casas, L M Jara, et al.
Publicado: (2017)

Radiation-induced edge effects in deep submicron CMOS transistors
por: Faccio, F, et al.
Publicado: (2005)

Development of a radiation tolerant 2.0-V standard cell library using a commercial deep submicron CMOS technology for the LHC
por: Kloukinas, Kostas C, et al.
Publicado: (1998)

High-speed digital memories and circuits
por: Gray, Harry J
Publicado: (1976)

Noise and speed characteristics of test transistors and charge amplifiers designed using a submicron CMOS technology
por: Santiard, Jean-Claude, et al.
Publicado: (1996)

Radiation-hardened Field Programmable Gate Arrays in deep submicron CMOS process
por: Marinho Valavicius, Priscilla
Publicado: (2021)

Radiation-hardened Field Programmable Gate Arrays in deep submicron CMOS process
por: Marinho Valavicius, Priscilla
Publicado: (2021)

Radiation hardened CMOS integrated circuits for time-based signal processing
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

Radiation tolerance beyond 10-mrad for a pixel readout chip in standard submicron CMOS
por: Snoeys, W, et al.
Publicado: (1998)

Total dose effects on deep-submicron SOI technology for Monolithic Pixel Sensor development
por: Mattiazzo, S, et al.
Publicado: (2009)

Development of Pixel Front-End Electronics using Advanced Deep Submicron CMOS Technologies
por: Havránek, Miroslav
Publicado: (2018)

Pixel readout chips in deep submicron CMOS for ALICE and LHCb tolerant to 10 mrad and beyond
por: Snoeys, W, et al.
Publicado: (2001)

A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology
por: Prinzie, Jeffrey, et al.
Publicado: (2017)

An introduction to deep submicron CMOS for vertex applications
por: Campbell, M, et al.
Publicado: (2001)

Electromagnetics for High-Speed Analog and Digital Communication Circuits
por: Niknejad, Ali M
Publicado: (2007)

High-speed integrated circuit technology : towards 100 GHz logic /
Publicado: (2001)

Analog design in deep submicron CMOS processes for LHC
por: Rivetti, A, et al.
Publicado: (1999)

Assessment of Proton Direct Ionization for the Radiation Hardness Assurance of Deep Submicron SRAMs Used in Space Applications
por: Coronetti, Andrea, et al.
Publicado: (2021)

DART28-FPGA implementation study for future high-speed links
por: Wanotayaroj, C, et al.
Publicado: (2023)

Synthesis and optimization of digital circuits
por: De Micheli, Giovanni
Publicado: (1994)

Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS
por: Biereigel, Stefan, et al.
Publicado: (2021)

Submicron CMOS technologies for high energy physics and space applications
por: Anelli, G, et al.
Publicado: (2001)

Verification methodology of a multi-mode radiation-hard high-speed transceiver ASIC
por: Pulli, A, et al.
Publicado: (2022)

The APV25 deep submicron readont chip for CMS detectors
por: Jones, L L, et al.
Publicado: (1999)

A 2.56 GHz Radiation Hard Phase Locked Loop ASIC for High Speed Serial Communication Links
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

Cannot write session to /tmp/vufind_sessions/sess_rigffh255nvkg5qcv8o03vnahf