Cargando…

Algorithms for Threshold Dispersion Minimization of the CHIPIX65 Asynchronous Front-End

This work discusses four different algorithms for the minimization of threshold dispersion inmultichannel readout circuits for pixel detectors. These algorithms, which are based on differentmethods (e.g. charge scans, threshold scans, etc) and differs in terms of performance and computation time, ha...

Descripción completa

Detalles Bibliográficos
Autores principales:	Sonzogni, Mauro, De Canio, Francesco, Gaioni, Luigi, Manghisoni, Massimo, Re, Valerio, Traversi, Gianluca, Ratti, Lodovico
Lenguaje:	eng
Publicado:	SISSA 2019
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.22323/1.343.0076 http://cds.cern.ch/record/2710215

Ejemplares similares

Test results of the CHIPIX65 asynchronous front-end for the HL-LHC experiment upgrades
por: Gaioni, Luigi; De Canio, Francesco; Manghisoni, Massimo; Ratti, Lodovico; Re, Valerio; Traversi, Gianluca
Publicado: (2018)

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor
por: Gaioni, L., et al.
Publicado: (2019)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

An asynchronous front-end channel for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2016)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Results from CHIPIX-FE0, a small-scale prototype of a new generation pixel readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, Luca, et al.
Publicado: (2017)

Recent progress in the development of 3D deep n-well CMOS MAPS
por: Traversi, Gianluca, et al.
Publicado: (2012)

Results from CHIPIX-FE0, a Small-Scale Prototype of a New Generation Pixel Readout ASIC in 65 nm CMOS for HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

Design of low-power, low-voltage, differential I/O links for High Energy Physics applications
por: Traversi, G, et al.
Publicado: (2015)

Digital Power Consumption Estimations for CHIPIX65 Pixel Readout Chip
por: Marcotulli, Andrea
Publicado: (2016)

Low-power clock distribution circuits for the Macro Pixel ASIC
por: Gaioni, L, et al.
Publicado: (2015)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors
por: Gaioni, L, et al.
Publicado: (2008)

0.13 $\mu$m CMOS technologies for Analog Front-end Circuits in LHC detector upgrades
por: Manghisoni, Massimo, et al.
Publicado: (2005)

Macro Pixel ASIC (MPA): The readout ASIC for the pixel-strip (PS) module of the CMS outer tracker at HL-LHC
por: Ceresa, Davide, et al.
Publicado: (2014)

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors
por: Gaioni, L, et al.
Publicado: (2018)

CMOS MAPS in a Homogeneous 3D Process for Charged Particle Tracking
por: Manazza, A, et al.
Publicado: (2014)

A 65 nm Rad-Hard Bandgap Voltage Reference for LHC Environment
por: Vergine, Tommaso, et al.
Publicado: (2016)

MAPS in 130 nm triple well CMOS technology for HEP applications
por: Pozzati, E, et al.
Publicado: (2007)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

CMS analog front-end: simulations and measurements
por: Gaioni, Luigi, et al.
Publicado: (2020)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

A 65 nm CMOS analog processor with zero dead time for future pixel detectors
por: Gaioni, L, et al.
Publicado: (2017)

Evaluation of 65nm technology for CLIC pixel front-end
por: Valerio, P, et al.
Publicado: (2011)

A multi-host front end concentrator system for asynchronous consoles
por: Palandri, E M, et al.
Publicado: (1974)

SUPERMUX: a multi-host front-end concentrator system for asynchronous consoles
por: Bruins, Theun, et al.
Publicado: (1974)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

Simulating Quantitative Cellular Responses Using Asynchronous Threshold Boolean Network Ensembles
por: Jack, John, et al.
Publicado: (2011)

The readout of the LHC beam luminosity monitor: Accurate shower energy measurements at a 40 MHz repetition rate
por: Manfredi, P F, et al.
Publicado: (2004)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

Test results and prospects for RD53A, a large scale 65 nm CMOS chip for pixel readout at the HL-LHC
por: Gaioni, Luigi
Publicado: (2019)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

Final design review of deliverable D4.3 (TSV in 65nm)
por: Re, Valerio
Publicado: (2017)

BLMs and thresholds at 6.5/7 TeV
por: Sapinski, M, et al.
Publicado: (2014)

Asynchronous glutamate release is enhanced in low release efficacy synapses and dispersed across the active zone
por: Mendonça, Philipe R. F., et al.
Publicado: (2022)

Research on Three-Phase Asynchronous Motor Fault Diagnosis Based on Multiscale Weibull Dispersion Entropy
por: Xie, Fengyun, et al.
Publicado: (2023)

Cannot write session to /tmp/vufind_sessions/sess_dtoje6e8ecvviprjaq9lnmerti