Cargando…
An Improved Algorithm for On-Chip Clustering and Lossless Data Compression of HL-LHC Pixel Hits
A prototype chip, called RD53A, has been designed by the RD53 collaboration to face the very high hit and trigger rate requirements (up to 3 GHz/cm$^2$ and 1 MHz, respectively) of the High Luminosity LHC experiment upgrades. In this paper, an improved algorithm for data compression, capable of susta...
Autores principales: | Baruffa, Giuseppe, Placidi, Pisana, Di Salvo, Andrea, Marconi, Sara, Paternò, Andrea |
---|---|
Lenguaje: | eng |
Publicado: |
2019
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1109/NSSMIC.2018.8824281 http://cds.cern.ch/record/2706408 |
Ejemplares similares
-
A UVM simulation environment for the study, optimization and verification of HL-LHC digital pixel readout chips
por: Marconi, Sara, et al.
Publicado: (2018) -
A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017) -
Performance evaluation of digital pixel readout chip architecture operating at very high rate through a reusable UVM simulation framework
por: Conti, Elia, et al.
Publicado: (2017) -
Lossless Compression Handbook
por: Sayood, Khalid
Publicado: (2002) -
Low-power optimisation of a pixel array architecture for next generation High Energy Physics detectors
por: Marconi, Sara, et al.
Publicado: (2017)