Cargando…
Achieving Picosecond-Level Phase Stability in Timing Distribution Systems With Xilinx Ultrascale Transceivers
This article discusses the challenges posed on the field-programmable gate array (FPGA) transceivers in terms of phase-determinism requirements for timing distribution at the Large Hadron Collider (LHC) experiments. Having a fixed phase after startups is a major requirement, and the typical phase va...
Autores principales: | Mendes, Eduardo, Baron, Sophie, Soos, Csaba, Troska, Jan, Novellini, Paolo |
---|---|
Lenguaje: | eng |
Publicado: |
2020
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1109/TNS.2020.2968112 http://cds.cern.ch/record/2714111 |
Ejemplares similares
-
Single-Event Characterization of Xilinx UltraScale+® MPSOC under Standard and Ultra-High Energy Heavy-Ion Irradiation
por: Glorieux, Maximilien, et al.
Publicado: (2018) -
Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010) -
A Timing, Trigger, and Control System With Picosecond Precision Based on 10 Gbit/s Passive Optical Networks for High-Energy Physics
por: Mendes, Eduardo, et al.
Publicado: (2021) -
Thermal Characterisation of the Versatile Link$^+$ Transceiver
por: Soos, Csaba, et al.
Publicado: (2019) -
Temperature characterization of versatile transceivers
por: Olanterä, L., et al.
Publicado: (2013)