Cargando…
PCCNoC: Packet Connected Circuit as Network on Chip for High Throughput and Low Latency SoCs
Hundreds of processor cores or modules are integrated into a single chip. The traditional bus or crossbar is challenged by bandwidth, scalability, and silicon area, and cannot meet the requirements of high end applications. Network-on-chip (NoC) has become a very promising interconnection structure...
Autores principales: | Zhou, Xinbing, Hao, Peng, Liu, Dake |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10059002/ https://www.ncbi.nlm.nih.gov/pubmed/36984908 http://dx.doi.org/10.3390/mi14030501 |
Ejemplares similares
-
Built-in-Self-Test and Digital Self-Calibration for RF SoCs
por: Bou-Sleiman, Sleiman, et al.
Publicado: (2012) -
Optimization of Deep Neural Networks Using SoCs with OpenCL
por: Gadea-Gironés, Rafael, et al.
Publicado: (2018) -
On the Evaluation of SEU Effects on AXI Interconnect Within AP-SoCs
por: De Sio, Corrado, et al.
Publicado: (2020) -
Systems-on-Chip (SoC) for applications in High-Energy Physics
por: De Gaspari, Massimiliano
Publicado: (2013) -
System on Chip (SoC) for Invisible Electrocardiography (ECG) Biometrics
por: de Melo, Francisco, et al.
Publicado: (2022)