Cargando…
A False Trigger-Strengthened and Area-Saving Power-Rail Clamp Circuit with High ESD Performance
A power clamp circuit, which has good immunity to false trigger under fast power-on conditions with a 20 ns rising edge, is proposed in this paper. The proposed circuit has a separate detection component and an on-time control component which enable it to distinguish between electrostatic discharge...
Autores principales: | Ma, Boyang, Chen, Shupeng, Wang, Shulong, Qian, Lingli, Han, Zeen, Huang, Wei, Fu, Xiaojun, Liu, Hongxia |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10300732/ https://www.ncbi.nlm.nih.gov/pubmed/37374758 http://dx.doi.org/10.3390/mi14061172 |
Ejemplares similares
-
ESD: circuits and devices
por: Voldman, Steven Howard
Publicado: (2015) -
ESD: analog circuits and design
por: Voldman, Steven H
Publicado: (2014) -
Ultra-Low-Voltage-Triggered Silicon Controlled Rectifier ESD Protection Device for 2.5 V Nano Integrated Circuit
por: Chen, Ruibo, et al.
Publicado: (2022) -
Study on ESD Protection Circuit by TCAD Simulation and TLP Experiment
por: Li, Fuxing, et al.
Publicado: (2023) -
On-chip electro-static discharge (ESD) protection for radio-frequency integrated circuits
por: Cui, Qiang, et al.
Publicado: (2015)