Cargando…
A Novel Scheme for Full Bottom Dielectric Isolation in Stacked Si Nanosheet Gate-All-Around Transistors
In this paper, a novel scheme for source/drain-first (S/D-first) full bottom dielectric isolation (BDI), i.e., Full BDI_Last, with integration of a sacrificial Si(0.5)Ge(0.5) layer was proposed and demonstrated in a stacked Si nanosheet gate-all-around (NS-GAA) device structure using TCAD simulation...
Autores principales: | Yang, Jingwen, Huang, Ziqiang, Wang, Dawei, Liu, Tao, Sun, Xin, Qian, Lewen, Pan, Zhecheng, Xu, Saisheng, Wang, Chen, Wu, Chunlei, Xu, Min, Zhang, David Wei |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10302010/ https://www.ncbi.nlm.nih.gov/pubmed/37374692 http://dx.doi.org/10.3390/mi14061107 |
Ejemplares similares
-
Source/Drain Trimming Process to Improve Gate-All-Around Nanosheet Transistors Switching Performance and Enable More Stacks of Nanosheets
por: Chen, Kun, et al.
Publicado: (2022) -
A Novel Si Nanosheet Channel Release Process for the Fabrication of Gate-All-Around Transistors and Its Mechanism Investigation
por: Sun, Xin, et al.
Publicado: (2023) -
Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device
por: Yang, Jingwen, et al.
Publicado: (2023) -
On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
por: Wong, Hei, et al.
Publicado: (2022) -
A Buried Thermal Rail (BTR) Technology to Improve Electrothermal Characteristics of Complementary Field-Effect Transistor (CFET)
por: Pan, Zhecheng, et al.
Publicado: (2023)