Cargando…
New Systolic Array Algorithms and VLSI Architectures for 1-D MDST †
In this paper, we present two systolic array algorithms for efficient Very-Large-Scale Integration (VLSI) implementations of the 1-D Modified Discrete Sine Transform (MDST) using the systolic array architectural paradigm. The new algorithms decompose the computation of the MDST into modular and regu...
Autores principales: | Chiper, Doru Florin, Cracan, Arcadie |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10346799/ https://www.ncbi.nlm.nih.gov/pubmed/37448074 http://dx.doi.org/10.3390/s23136220 |
Ejemplares similares
-
Proposal for the ALEPH DST and MDST
por: Boucrot, J, et al.
Publicado: (1988) -
Massive MIMO detection algorithm and VLSI architecture
por: Liu, Leibo, et al.
Publicado: (2019) -
VLSI array processors
por: Kung, Sun Yuan
Publicado: (1988) -
VLSI and computer architecture: VLSI electronics microstructure science
por: Shankar, Ravi, et al.
Publicado: (1989) -
A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm
por: Guo, Xinyu, et al.
Publicado: (2012)