Cargando…
A Compact and Low-Power SoC Design for Spiking Neural Network Based on Current Multiplier Charge Injector Synapse
This paper presents a compact analog system-on-chip (SoC) implementation of a spiking neural network (SNN) for low-power Internet of Things (IoT) applications. The low-power implementation of an SNN SoC requires the optimization of not only the SNN model but also the architecture and circuit designs...
Autores principales: | Asghar, Malik Summair, Arslan, Saad, Al-Hamid, Ali A., Kim, HyungWon |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10383375/ https://www.ncbi.nlm.nih.gov/pubmed/37514571 http://dx.doi.org/10.3390/s23146275 |
Ejemplares similares
-
A Low-Power Spiking Neural Network Chip Based on a Compact LIF Neuron and Binary Exponential Charge Injector Synapse Circuits
por: Asghar, Malik Summair, et al.
Publicado: (2021) -
Low Power SoC Design
por: Piguet, Christian
Publicado: (2009) -
Multipliers on locally compact groups
por: Parthasarathy, K R
Publicado: (1969) -
Embedded software for SoC
por: Jerraya, Ahmed Amine, et al.
Publicado: (2003) -
NaviSoC: High-Accuracy Low-Power GNSS SoC with an Integrated Application Processor
por: Borejko, Tomasz, et al.
Publicado: (2020)