Cargando…
Design and Implementation of a Highly Efficient Quasi-Cyclic Low-Density Parity-Check Transceiving System Using an Overlapping Decoder
The traditional LDPC encoding and decoding system is characterized by low throughput and high resource consumption, making it unsuitable for use in cost-efficient, energy-saving sensor networks. Aiming to optimize coding complexity and throughput, this paper proposes a combined design of a novel LDP...
Autores principales: | Sun, Yuxuan, Zhao, Liangbin, Li, Jianguo, Zhang, Ziyi, Yang, Xiao, Bu, Xiangyuan |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10536057/ https://www.ncbi.nlm.nih.gov/pubmed/37765885 http://dx.doi.org/10.3390/s23187828 |
Ejemplares similares
-
High-throughput GPU layered decoder of quasi-cyclic multi-edge type low density parity check codes in continuous-variable quantum key distribution systems
por: Li, Yang, et al.
Publicado: (2020) -
Moderate-density parity-check codes from projective bundles
por: Bariffi, Jessica, et al.
Publicado: (2022) -
Low power, less occupying area, and improved speed of a 4-bit router/rerouter circuit for low-density parity-check (LDPC) decoders
por: Senthilpari, Chinnaiyan, et al.
Publicado: (2022) -
Atomic physics checks of parity violation
por: Barkov, L M, et al.
Publicado: (1979) -
Description of test programs for the modules quad-transceiver, single-transceiver digital and single-transceiver hybrid
por: WOHRNE, S.
Publicado: (1980)