Cargando…
Advancements in Complementary Metal-Oxide Semiconductor-Compatible Tunnel Barrier Engineered Charge-Trapping Synaptic Transistors for Bio-Inspired Neural Networks in Harsh Environments
This study aimed to propose a silicon-on-insulator (SOI)-based charge-trapping synaptic transistor with engineered tunnel barriers using high-k dielectrics for artificial synapse electronics capable of operating at high temperatures. The transistor employed sequential electron trapping and de-trappi...
Autores principales: | Lee, Dong-Hee, Park, Hamin, Cho, Won-Ju |
---|---|
Formato: | Online Artículo Texto |
Lenguaje: | English |
Publicado: |
MDPI
2023
|
Materias: | |
Acceso en línea: | https://www.ncbi.nlm.nih.gov/pmc/articles/PMC10604042/ https://www.ncbi.nlm.nih.gov/pubmed/37887637 http://dx.doi.org/10.3390/biomimetics8060506 |
Ejemplares similares
-
Vacuum Tunneling
Transistor with Nano Vacuum Chamber
for Harsh Environments
por: Heo, Su Jin, et al.
Publicado: (2023) -
Synaptic organic transistors with a vacuum-deposited charge-trapping nanosheet
por: Kim, Chang-Hyun, et al.
Publicado: (2016) -
Semiconductor devices in harsh conditions
por: Weide-Zaage, Kirsten, et al.
Publicado: (2016) -
Near-Zero-Power Temperature Sensing via Tunneling Currents Through Complementary Metal-Oxide-Semiconductor Transistors
por: Wang, Hui, et al.
Publicado: (2017) -
Trainable Bilingual
Synaptic Functions in Bio-enabled
Synaptic Transistors
por: Han, Moon Jong, et al.
Publicado: (2023)